| .. |
|
CMakeLists.txt
|
fix cmake
|
2012-02-01 22:28:29 +00:00 |
|
DAGCombiner.cpp
|
Fix a bug in DAGCombine for the optimization of BUILD_VECTOR. We cant generate a shuffle node from two vectors of different types.
|
2012-02-13 12:42:26 +00:00 |
|
FastISel.cpp
|
[fast-isel] HandlePHINodesInSuccessorBlocks() can promite i8 and i16 types too.
|
2012-02-04 00:39:19 +00:00 |
|
FunctionLoweringInfo.cpp
|
Remove the eh.exception and eh.selector intrinsics. Also remove a hack to copy
|
2012-01-31 01:46:13 +00:00 |
|
InstrEmitter.cpp
|
Handle all live physreg defs in the same place.
|
2012-02-03 20:43:35 +00:00 |
|
InstrEmitter.h
|
Simplify EXTRACT_SUBREG emission.
|
2011-10-05 20:26:40 +00:00 |
|
LegalizeDAG.cpp
|
Convert assert(0) to llvm_unreachable
|
2012-02-05 08:31:47 +00:00 |
|
LegalizeFloatTypes.cpp
|
Convert assert(0) to llvm_unreachable
|
2012-02-05 08:31:47 +00:00 |
|
LegalizeIntegerTypes.cpp
|
Convert assert(0) to llvm_unreachable
|
2012-02-05 08:31:47 +00:00 |
|
LegalizeTypes.cpp
|
Remove unnecessary default cases in switches that cover all enum values.
|
2012-01-10 16:47:17 +00:00 |
|
LegalizeTypes.h
|
1. Fix the widening of SETCC in WidenVecOp_SETCC. Use the correct return CC type.
|
2011-10-21 11:42:07 +00:00 |
|
LegalizeTypesGeneric.cpp
|
Remove unnecessary default cases in switches that cover all enum values.
|
2012-01-10 16:47:17 +00:00 |
|
LegalizeVectorOps.cpp
|
Convert assert(0) to llvm_unreachable
|
2012-02-05 08:31:47 +00:00 |
|
LegalizeVectorTypes.cpp
|
On AVX, we can load v8i32 at a time. The bug happens when two uneven loads are used.
|
2012-01-11 20:19:17 +00:00 |
|
LLVMBuild.txt
|
LLVMBuild: Remove trailing newline, which irked me.
|
2011-12-12 19:48:00 +00:00 |
|
Makefile
|
|
|
|
ResourcePriorityQueue.cpp
|
VLIW specific scheduler framework that utilizes deterministic finite automaton (DFA).
|
2012-02-01 22:13:57 +00:00 |
|
ScheduleDAGFast.cpp
|
- Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo and
|
2011-06-28 19:10:37 +00:00 |
|
ScheduleDAGRRList.cpp
|
Make sure we correctly set LiveRegGens when a call is unscheduled. <rdar://problem/10460321>. No testcase because this is very sensitive to scheduling.
|
2011-12-07 22:24:28 +00:00 |
|
ScheduleDAGSDNodes.cpp
|
Rename TargetSubtarget to TargetSubtargetInfo for consistency.
|
2011-07-01 21:01:15 +00:00 |
|
ScheduleDAGSDNodes.h
|
Add a RegisterMaskSDNode class.
|
2012-01-18 23:52:12 +00:00 |
|
ScheduleDAGVLIW.cpp
|
VLIW specific scheduler framework that utilizes deterministic finite automaton (DFA).
|
2012-02-01 22:13:57 +00:00 |
|
SDNodeDbgValue.h
|
|
|
|
SDNodeOrdering.h
|
|
|
|
SelectionDAG.cpp
|
Put instruction names into an indexed string table on the side, removing a pointer from MCInstrDesc.
|
2012-02-10 13:18:44 +00:00 |
|
SelectionDAGBuilder.cpp
|
[unwind removal] Remove all of the code for the dead 'unwind' instruction. There
|
2012-02-06 21:44:22 +00:00 |
|
SelectionDAGBuilder.h
|
[unwind removal] Remove all of the code for the dead 'unwind' instruction. There
|
2012-02-06 21:44:22 +00:00 |
|
SelectionDAGISel.cpp
|
[unwind removal] Remove all of the code for the dead 'unwind' instruction. There
|
2012-02-06 21:44:22 +00:00 |
|
SelectionDAGPrinter.cpp
|
drop unneeded config.h includes
|
2011-12-22 23:04:07 +00:00 |
|
TargetLowering.cpp
|
Use the correct ShiftAmtTy for creating shifts after legalization. PR11881. Not committing a testcase because I think it will be too fragile.
|
2012-01-31 01:08:03 +00:00 |
|
TargetSelectionDAGInfo.cpp
|
|
|
0877fdf30b