mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 03:29:40 +00:00
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@32366 91177308-0d34-0410-b5e6-96231b3b80d8
62 lines
2.0 KiB
C++
62 lines
2.0 KiB
C++
//===-- TargetInstrInfo.cpp - Target Instruction Information --------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file implements the TargetInstrInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
|
#include "llvm/CodeGen/MachineInstr.h"
|
|
#include "llvm/Constant.h"
|
|
#include "llvm/DerivedTypes.h"
|
|
using namespace llvm;
|
|
|
|
/// findTiedToSrcOperand - Returns the operand that is tied to the specified
|
|
/// dest operand. Returns -1 if there isn't one.
|
|
int TargetInstrDescriptor::findTiedToSrcOperand(unsigned OpNum) const {
|
|
for (unsigned i = 0, e = numOperands; i != e; ++i) {
|
|
if (i == OpNum)
|
|
continue;
|
|
if (getOperandConstraint(i, TOI::TIED_TO) == (int)OpNum)
|
|
return i;
|
|
}
|
|
return -1;
|
|
}
|
|
|
|
|
|
TargetInstrInfo::TargetInstrInfo(const TargetInstrDescriptor* Desc,
|
|
unsigned numOpcodes)
|
|
: desc(Desc), NumOpcodes(numOpcodes) {
|
|
}
|
|
|
|
TargetInstrInfo::~TargetInstrInfo() {
|
|
}
|
|
|
|
// commuteInstruction - The default implementation of this method just exchanges
|
|
// operand 1 and 2.
|
|
MachineInstr *TargetInstrInfo::commuteInstruction(MachineInstr *MI) const {
|
|
assert(MI->getOperand(1).isRegister() && MI->getOperand(2).isRegister() &&
|
|
"This only knows how to commute register operands so far");
|
|
unsigned Reg1 = MI->getOperand(1).getReg();
|
|
unsigned Reg2 = MI->getOperand(2).getReg();
|
|
bool Reg1IsKill = MI->getOperand(1).isKill();
|
|
bool Reg2IsKill = MI->getOperand(2).isKill();
|
|
MI->getOperand(2).setReg(Reg1);
|
|
MI->getOperand(1).setReg(Reg2);
|
|
if (Reg1IsKill)
|
|
MI->getOperand(2).setIsKill();
|
|
else
|
|
MI->getOperand(2).unsetIsKill();
|
|
if (Reg2IsKill)
|
|
MI->getOperand(1).setIsKill();
|
|
else
|
|
MI->getOperand(1).unsetIsKill();
|
|
return MI;
|
|
}
|