mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-29 11:29:39 +00:00
23a72c8f7e
This adds support for the last missing construct to parse TLS-related assembler code: add 3, 4, symbol@tls The ADD8TLS currently hard-codes the @tls into the assembler string. This cannot be handled by the asm parser, since @tls is parsed as a symbol variant. This patch changes ADD8TLS to have the @tls suffix printed as symbol variant on output too, which allows us to remove the isCodeGenOnly marker from ADD8TLS. This in turn means that we can add a AsmOperand to accept @tls marked symbols on input. As a side effect, this means that the fixup_ppc_tlsreg fixup type is no longer necessary and can be merged into fixup_ppc_nofixup. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185692 91177308-0d34-0410-b5e6-96231b3b80d8
57 lines
1.6 KiB
C++
57 lines
1.6 KiB
C++
//===-- PPCFixupKinds.h - PPC Specific Fixup Entries ------------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_PPC_PPCFIXUPKINDS_H
|
|
#define LLVM_PPC_PPCFIXUPKINDS_H
|
|
|
|
#include "llvm/MC/MCFixup.h"
|
|
|
|
#undef PPC
|
|
|
|
namespace llvm {
|
|
namespace PPC {
|
|
enum Fixups {
|
|
// fixup_ppc_br24 - 24-bit PC relative relocation for direct branches like 'b'
|
|
// and 'bl'.
|
|
fixup_ppc_br24 = FirstTargetFixupKind,
|
|
|
|
/// fixup_ppc_brcond14 - 14-bit PC relative relocation for conditional
|
|
/// branches.
|
|
fixup_ppc_brcond14,
|
|
|
|
/// fixup_ppc_br24abs - 24-bit absolute relocation for direct branches
|
|
/// like 'ba' and 'bla'.
|
|
fixup_ppc_br24abs,
|
|
|
|
/// fixup_ppc_brcond14abs - 14-bit absolute relocation for conditional
|
|
/// branches.
|
|
fixup_ppc_brcond14abs,
|
|
|
|
/// fixup_ppc_half16 - A 16-bit fixup corresponding to lo16(_foo)
|
|
/// or ha16(_foo) for instrs like 'li' or 'addis'.
|
|
fixup_ppc_half16,
|
|
|
|
/// fixup_ppc_half16ds - A 14-bit fixup corresponding to lo16(_foo) with
|
|
/// implied 2 zero bits for instrs like 'std'.
|
|
fixup_ppc_half16ds,
|
|
|
|
/// fixup_ppc_nofixup - Not a true fixup, but ties a symbol to a call
|
|
/// to __tls_get_addr for the TLS general and local dynamic models,
|
|
/// or inserts the thread-pointer register number.
|
|
fixup_ppc_nofixup,
|
|
|
|
// Marker
|
|
LastTargetFixupKind,
|
|
NumTargetFixupKinds = LastTargetFixupKind - FirstTargetFixupKind
|
|
};
|
|
}
|
|
}
|
|
|
|
#endif
|