llvm-6502

mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00

History

Dan Gohman 6595635175 Introduce new SelectionDAG node opcodes VEXTRACT_SUBVECTOR and VCONCAT_VECTORS. Use these for CopyToReg and CopyFromReg legalizing in the case that the full register is to be split into subvectors instead of scalars. This replaces uses of VBIT_CONVERT to present values as vector-of-vector types in order to make whole subvectors accessible via BUILD_VECTOR and EXTRACT_VECTOR_ELT. This is in preparation for adding extended ValueType values, where having vector-of-vector types is undesirable. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37569 91177308-0d34-0410-b5e6-96231b3b80d8	2007-06-13 15:12:02 +00:00
..
llvm	Introduce new SelectionDAG node opcodes VEXTRACT_SUBVECTOR and	2007-06-13 15:12:02 +00:00
llvm-c

Dan Gohman 6595635175 Introduce new SelectionDAG node opcodes VEXTRACT_SUBVECTOR and

VCONCAT_VECTORS. Use these for CopyToReg and CopyFromReg legalizing in
the case that the full register is to be split into subvectors instead
of scalars. This replaces uses of VBIT_CONVERT to present values as
vector-of-vector types in order to make whole subvectors accessible via
BUILD_VECTOR and EXTRACT_VECTOR_ELT.

This is in preparation for adding extended ValueType values, where
having vector-of-vector types is undesirable.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37569 91177308-0d34-0410-b5e6-96231b3b80d8

2007-06-13 15:12:02 +00:00

llvm

Introduce new SelectionDAG node opcodes VEXTRACT_SUBVECTOR and

2007-06-13 15:12:02 +00:00

llvm-c