mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-19 19:29:31 +00:00
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22440 91177308-0d34-0410-b5e6-96231b3b80d8
83 lines
2.8 KiB
C++
Executable File
83 lines
2.8 KiB
C++
Executable File
//===-- X86IntelAsmPrinter.h - Convert X86 LLVM code to Intel assembly ----===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Intel assembly code printer class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef X86INTELASMPRINTER_H
|
|
#define X86INTELASMPRINTER_H
|
|
|
|
#include "X86AsmPrinter.h"
|
|
#include "llvm/CodeGen/ValueTypes.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "llvm/Target/MRegisterInfo.h"
|
|
|
|
namespace llvm {
|
|
namespace x86 {
|
|
|
|
struct X86IntelAsmPrinter : public X86SharedAsmPrinter {
|
|
X86IntelAsmPrinter(std::ostream &O, TargetMachine &TM)
|
|
: X86SharedAsmPrinter(O, TM) { }
|
|
|
|
virtual const char *getPassName() const {
|
|
return "X86 Intel-Style Assembly Printer";
|
|
}
|
|
|
|
/// printInstruction - This method is automatically generated by tablegen
|
|
/// from the instruction set description. This method returns true if the
|
|
/// machine instruction was sufficiently described to print it, otherwise it
|
|
/// returns false.
|
|
bool printInstruction(const MachineInstr *MI);
|
|
|
|
// This method is used by the tablegen'erated instruction printer.
|
|
void printOperand(const MachineInstr *MI, unsigned OpNo, MVT::ValueType VT){
|
|
const MachineOperand &MO = MI->getOperand(OpNo);
|
|
if (MO.getType() == MachineOperand::MO_MachineRegister) {
|
|
assert(MRegisterInfo::isPhysicalRegister(MO.getReg())&&"Not physref??");
|
|
// Bug Workaround: See note in Printer::doInitialization about %.
|
|
O << "%" << TM.getRegisterInfo()->get(MO.getReg()).Name;
|
|
} else {
|
|
printOp(MO);
|
|
}
|
|
}
|
|
|
|
void printCallOperand(const MachineInstr *MI, unsigned OpNo,
|
|
MVT::ValueType VT) {
|
|
printOp(MI->getOperand(OpNo), true); // Don't print "OFFSET".
|
|
}
|
|
|
|
void printMemoryOperand(const MachineInstr *MI, unsigned OpNo,
|
|
MVT::ValueType VT) {
|
|
switch (VT) {
|
|
default: assert(0 && "Unknown arg size!");
|
|
case MVT::i8: O << "BYTE PTR "; break;
|
|
case MVT::i16: O << "WORD PTR "; break;
|
|
case MVT::i32:
|
|
case MVT::f32: O << "DWORD PTR "; break;
|
|
case MVT::i64:
|
|
case MVT::f64: O << "QWORD PTR "; break;
|
|
case MVT::f80: O << "XWORD PTR "; break;
|
|
}
|
|
printMemReference(MI, OpNo);
|
|
}
|
|
|
|
void printMachineInstruction(const MachineInstr *MI);
|
|
void printOp(const MachineOperand &MO, bool elideOffsetKeyword = false);
|
|
void printSSECC(const MachineInstr *MI, unsigned Op, MVT::ValueType VT);
|
|
void printMemReference(const MachineInstr *MI, unsigned Op);
|
|
bool runOnMachineFunction(MachineFunction &F);
|
|
bool doInitialization(Module &M);
|
|
};
|
|
|
|
} // end namespace x86
|
|
} // end namespace llvm
|
|
|
|
#endif
|