mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-24 22:32:47 +00:00
6ede5d24b8
Summary: This was another incorrect use of hasMips64() vs isGP64bit(). Depends on D3344 Reviewers: matheusalmeida, vmedic Reviewed By: vmedic Differential Revision: http://reviews.llvm.org/D3347 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@206187 91177308-0d34-0410-b5e6-96231b3b80d8
55 lines
1.9 KiB
LLVM
55 lines
1.9 KiB
LLVM
; RUN: llc < %s -march=mips64el -mcpu=mips4 -mattr=n64 | FileCheck %s -check-prefix=64
|
|
; RUN: llc < %s -march=mips64el -mcpu=mips64 -mattr=n64 | FileCheck %s -check-prefix=64
|
|
; RUN: llc < %s -march=mips64el -mcpu=mips64r2 -mattr=n64 | FileCheck %s -check-prefix=64R2
|
|
|
|
declare double @copysign(double, double) nounwind readnone
|
|
|
|
declare float @copysignf(float, float) nounwind readnone
|
|
|
|
define float @func2(float %d, double %f) nounwind readnone {
|
|
entry:
|
|
; 64: func2
|
|
; 64-DAG: lui $[[T0:[0-9]+]], 32767
|
|
; 64-DAG: ori $[[MSK0:[0-9]+]], $[[T0]], 65535
|
|
; 64-DAG: and $[[AND0:[0-9]+]], ${{[0-9]+}}, $[[MSK0]]
|
|
; 64-DAG: dsrl $[[DSRL:[0-9]+]], ${{[0-9]+}}, 63
|
|
; 64-DAG: sll $[[SLL0:[0-9]+]], $[[DSRL]], 0
|
|
; 64-DAG: sll $[[SLL1:[0-9]+]], $[[SLL0]], 31
|
|
; 64: or $[[OR:[0-9]+]], $[[AND0]], $[[SLL1]]
|
|
; 64: mtc1 $[[OR]], $f0
|
|
|
|
; 64R2: dext ${{[0-9]+}}, ${{[0-9]+}}, 63, 1
|
|
; 64R2: ins $[[INS:[0-9]+]], ${{[0-9]+}}, 31, 1
|
|
; 64R2: mtc1 $[[INS]], $f0
|
|
|
|
%add = fadd float %d, 1.000000e+00
|
|
%conv = fptrunc double %f to float
|
|
%call = tail call float @copysignf(float %add, float %conv) nounwind readnone
|
|
ret float %call
|
|
}
|
|
|
|
define double @func3(double %d, float %f) nounwind readnone {
|
|
entry:
|
|
|
|
; 64: func3
|
|
; 64-DAG: daddiu $[[T0:[0-9]+]], $zero, 1
|
|
; 64-DAG: dsll $[[T1:[0-9]+]], $[[T0]], 63
|
|
; 64-DAG: daddiu $[[MSK0:[0-9]+]], $[[T1]], -1
|
|
; 64-DAG: and $[[AND0:[0-9]+]], ${{[0-9]+}}, $[[MSK0]]
|
|
; 64-DAG: srl $[[SRL:[0-9]+]], ${{[0-9]+}}, 31
|
|
; 64-DAG: sll $[[SLL:[0-9]+]], $[[SRL]], 0
|
|
; 64-DAG: dsll $[[DSLL:[0-9]+]], $[[SLL]], 63
|
|
; 64: or $[[OR:[0-9]+]], $[[AND0]], $[[DSLL]]
|
|
; 64: dmtc1 $[[OR]], $f0
|
|
|
|
; 64R2: ext ${{[0-9]+}}, ${{[0-9]+}}, 31, 1
|
|
; 64R2: dins $[[INS:[0-9]+]], ${{[0-9]+}}, 63, 1
|
|
; 64R2: dmtc1 $[[INS]], $f0
|
|
|
|
%add = fadd double %d, 1.000000e+00
|
|
%conv = fpext float %f to double
|
|
%call = tail call double @copysign(double %add, double %conv) nounwind readnone
|
|
ret double %call
|
|
}
|
|
|