Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
Watch 1
Star 0 Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2026-10-25 03:03:31 +00:00
Code Issues Projects Releases Wiki Activity
Files
24dbb798ff3003c52974cfa2e4275dfd2d35b512
llvm-6502/test/Transforms/SLPVectorizer/AArch64
T
History
Suyog Sarda 4bfc4f2e8c Revert 224119 "This patch recognizes (+ (+ v0, v1) (+ v2, v3)), reorders them for bundling into vector of loads,
and vectorizes it." 

This was re-ordering floating point data types resulting in mismatch in output.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@224424 91177308-0d34-0410-b5e6-96231b3b80d8
2014-12-17 10:34:27 +00:00
..
commute.ll
Preserve IR flags (nsw, nuw, exact, fast-math) in SLP vectorizer (PR20802).
2014-09-03 17:40:30 +00:00
lit.local.cfg
…
load-store-q.ll
Teach the SLP Vectorizer that keeping some values live over a callsite can have a cost.
2014-08-05 12:30:34 +00:00
mismatched-intrinsics.ll
…
sdiv-pow2.ll
[AArch64] Improve cost model to handle sdiv by a pow-of-two.
2014-09-29 13:59:31 +00:00
Powered by Gitea Version: 28.2.0 Page: 1056ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API