mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-17 03:30:28 +00:00
ee498d3254
This new scheduler plugs into the existing selection DAG scheduling framework. It is a top-down critical path scheduler that tracks register pressure and uses a DFA for pipeline modeling. Patch by Sergei Larin! git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@149547 91177308-0d34-0410-b5e6-96231b3b80d8
63 lines
1.7 KiB
C++
63 lines
1.7 KiB
C++
//===- HexagonSubtarget.cpp - Hexagon Subtarget Information ---------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file implements the Hexagon specific subclass of TargetSubtarget.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "HexagonSubtarget.h"
|
|
#include "Hexagon.h"
|
|
#include "llvm/Support/CommandLine.h"
|
|
#include "llvm/Support/ErrorHandling.h"
|
|
using namespace llvm;
|
|
|
|
#define GET_SUBTARGETINFO_CTOR
|
|
#define GET_SUBTARGETINFO_TARGET_DESC
|
|
#include "HexagonGenSubtargetInfo.inc"
|
|
|
|
static cl::opt<bool>
|
|
EnableV3("enable-hexagon-v3", cl::Hidden,
|
|
cl::desc("Enable Hexagon V3 instructions."));
|
|
|
|
static cl::opt<bool>
|
|
EnableMemOps(
|
|
"enable-hexagon-memops",
|
|
cl::Hidden, cl::ZeroOrMore, cl::ValueDisallowed,
|
|
cl::desc("Generate V4 MEMOP in code generation for Hexagon target"));
|
|
|
|
HexagonSubtarget::HexagonSubtarget(StringRef TT, StringRef CPU, StringRef FS):
|
|
HexagonGenSubtargetInfo(TT, CPU, FS),
|
|
HexagonArchVersion(V1),
|
|
CPUString(CPU.str()) {
|
|
ParseSubtargetFeatures(CPU, FS);
|
|
|
|
switch(HexagonArchVersion) {
|
|
case HexagonSubtarget::V2:
|
|
break;
|
|
case HexagonSubtarget::V3:
|
|
EnableV3 = true;
|
|
break;
|
|
case HexagonSubtarget::V4:
|
|
break;
|
|
default:
|
|
llvm_unreachable("Unknown Architecture Version.");
|
|
}
|
|
|
|
// Initialize scheduling itinerary for the specified CPU.
|
|
InstrItins = getInstrItineraryForCPU(CPUString);
|
|
|
|
// Max issue per cycle == bundle width.
|
|
InstrItins.IssueWidth = 4;
|
|
|
|
if (EnableMemOps)
|
|
UseMemOps = true;
|
|
else
|
|
UseMemOps = false;
|
|
}
|