mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-10-12 15:24:21 +00:00
2f69e4cf32
There is an assert at line 558 in ScheduleDAGInstrs::buildSchedGraph(AliasAnalysis *AA).
This assert needs to addressed for post RA scheduler. Until that assert is addressed,
any passes that uses post ra scheduler will fail. So, I am temporarily disabling the
hexagon tests until that fix is in.
The assert is as follows:
assert(!MI->isTerminator() && !MI->isLabel() &&
"Cannot schedule terminators or labels!");
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@154617 91177308-0d34-0410-b5e6-96231b3b80d8
17 lines
400 B
LLVM
17 lines
400 B
LLVM
; RUN: true
|
|
; DISABLED: llc -march=hexagon -mcpu=hexagonv4 < %s | FileCheck %s
|
|
; CHECK: r1:0 = or(r{{[0-9]}}:{{[0-9]}}, r{{[0-9]}}:{{[0-9]}})
|
|
|
|
%struct.small = type { i32, i32 }
|
|
|
|
@s1 = common global %struct.small zeroinitializer, align 4
|
|
|
|
define void @foo() nounwind {
|
|
entry:
|
|
%0 = load i64* bitcast (%struct.small* @s1 to i64*), align 1
|
|
call void @bar(i64 %0)
|
|
ret void
|
|
}
|
|
|
|
declare void @bar(i64)
|