mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
dc05e0bff6
The testsuite changes follow the same lines as for r186683. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186686 91177308-0d34-0410-b5e6-96231b3b80d8
113 lines
2.7 KiB
LLVM
113 lines
2.7 KiB
LLVM
; Test 64-bit atomic additions.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z10 | FileCheck %s
|
|
|
|
; Check addition of a variable.
|
|
define i64 @f1(i64 %dummy, i64 *%src, i64 %b) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: lg %r2, 0(%r3)
|
|
; CHECK: [[LABEL:\.[^:]*]]:
|
|
; CHECK: lgr %r0, %r2
|
|
; CHECK: agr %r0, %r4
|
|
; CHECK: csg %r2, %r0, 0(%r3)
|
|
; CHECK: jlh [[LABEL]]
|
|
; CHECK: br %r14
|
|
%res = atomicrmw add i64 *%src, i64 %b seq_cst
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check addition of 1, which can use AGHI.
|
|
define i64 @f2(i64 %dummy, i64 *%src) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: lg %r2, 0(%r3)
|
|
; CHECK: [[LABEL:\.[^:]*]]:
|
|
; CHECK: lgr %r0, %r2
|
|
; CHECK: aghi %r0, 1
|
|
; CHECK: csg %r2, %r0, 0(%r3)
|
|
; CHECK: jlh [[LABEL]]
|
|
; CHECK: br %r14
|
|
%res = atomicrmw add i64 *%src, i64 1 seq_cst
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check the high end of the AGHI range.
|
|
define i64 @f3(i64 %dummy, i64 *%src) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: aghi %r0, 32767
|
|
; CHECK: br %r14
|
|
%res = atomicrmw add i64 *%src, i64 32767 seq_cst
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check the next value up, which must use AGFI.
|
|
define i64 @f4(i64 %dummy, i64 *%src) {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK: agfi %r0, 32768
|
|
; CHECK: br %r14
|
|
%res = atomicrmw add i64 *%src, i64 32768 seq_cst
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check the high end of the AGFI range.
|
|
define i64 @f5(i64 %dummy, i64 *%src) {
|
|
; CHECK-LABEL: f5:
|
|
; CHECK: agfi %r0, 2147483647
|
|
; CHECK: br %r14
|
|
%res = atomicrmw add i64 *%src, i64 2147483647 seq_cst
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check the next value up, which must use a register addition.
|
|
define i64 @f6(i64 %dummy, i64 *%src) {
|
|
; CHECK-LABEL: f6:
|
|
; CHECK: agr
|
|
; CHECK: br %r14
|
|
%res = atomicrmw add i64 *%src, i64 2147483648 seq_cst
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check addition of -1, which can use AGHI.
|
|
define i64 @f7(i64 %dummy, i64 *%src) {
|
|
; CHECK-LABEL: f7:
|
|
; CHECK: aghi %r0, -1
|
|
; CHECK: br %r14
|
|
%res = atomicrmw add i64 *%src, i64 -1 seq_cst
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check the low end of the AGHI range.
|
|
define i64 @f8(i64 %dummy, i64 *%src) {
|
|
; CHECK-LABEL: f8:
|
|
; CHECK: aghi %r0, -32768
|
|
; CHECK: br %r14
|
|
%res = atomicrmw add i64 *%src, i64 -32768 seq_cst
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check the next value down, which must use AGFI instead.
|
|
define i64 @f9(i64 %dummy, i64 *%src) {
|
|
; CHECK-LABEL: f9:
|
|
; CHECK: agfi %r0, -32769
|
|
; CHECK: br %r14
|
|
%res = atomicrmw add i64 *%src, i64 -32769 seq_cst
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check the low end of the AGFI range.
|
|
define i64 @f10(i64 %dummy, i64 *%src) {
|
|
; CHECK-LABEL: f10:
|
|
; CHECK: agfi %r0, -2147483648
|
|
; CHECK: br %r14
|
|
%res = atomicrmw add i64 *%src, i64 -2147483648 seq_cst
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check the next value down, which must use a register addition.
|
|
define i64 @f11(i64 %dummy, i64 *%src) {
|
|
; CHECK-LABEL: f11:
|
|
; CHECK: agr
|
|
; CHECK: br %r14
|
|
%res = atomicrmw add i64 *%src, i64 -2147483649 seq_cst
|
|
ret i64 %res
|
|
}
|