mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-09 15:57:28 +00:00
e54885af9b
in-tree implementations of TargetLoweringBase::isFMAFasterThanMulAndAdd in order to resolve the following issues with fmuladd (i.e. optional FMA) intrinsics: 1. On X86(-64) targets, ISD::FMA nodes are formed when lowering fmuladd intrinsics even if the subtarget does not support FMA instructions, leading to laughably bad code generation in some situations. 2. On AArch64 targets, ISD::FMA nodes are formed for operations on fp128, resulting in a call to a software fp128 FMA implementation. 3. On PowerPC targets, FMAs are not generated from fmuladd intrinsics on types like v2f32, v8f32, v4f64, etc., even though they promote, split, scalarize, etc. to types that support hardware FMAs. The function has also been slightly renamed for consistency and to force a merge/build conflict for any out-of-tree target implementing it. To resolve, see comments and fixed in-tree examples. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185956 91177308-0d34-0410-b5e6-96231b3b80d8 |
||
|---|---|---|
| .. | ||
| adc.ll | ||
| addsub_ext.ll | ||
| addsub-shifted.ll | ||
| addsub.ll | ||
| adrp-relocation.ll | ||
| alloca.ll | ||
| analyze-branch.ll | ||
| atomic-ops-not-barriers.ll | ||
| atomic-ops.ll | ||
| basic-pic.ll | ||
| bitfield-insert-0.ll | ||
| bitfield-insert.ll | ||
| bitfield.ll | ||
| blockaddress.ll | ||
| bool-loads.ll | ||
| breg.ll | ||
| callee-save.ll | ||
| code-model-large-abs.ll | ||
| compare-branch.ll | ||
| cond-sel.ll | ||
| directcond.ll | ||
| dp1.ll | ||
| dp2.ll | ||
| dp-3source.ll | ||
| elf-extern.ll | ||
| extern-weak.ll | ||
| extract.ll | ||
| fastcc-reserved.ll | ||
| fastcc.ll | ||
| fcmp.ll | ||
| fcvt-fixed.ll | ||
| fcvt-int.ll | ||
| flags-multiuse.ll | ||
| floatdp_1source.ll | ||
| floatdp_2source.ll | ||
| fp128-folding.ll | ||
| fp128.ll | ||
| fp-cond-sel.ll | ||
| fp-dp3.ll | ||
| fpimm.ll | ||
| func-argpassing.ll | ||
| func-calls.ll | ||
| global-alignment.ll | ||
| got-abuse.ll | ||
| i128-align.ll | ||
| illegal-float-ops.ll | ||
| init-array.ll | ||
| inline-asm-constraints-badI.ll | ||
| inline-asm-constraints-badK2.ll | ||
| inline-asm-constraints-badK.ll | ||
| inline-asm-constraints-badL.ll | ||
| inline-asm-constraints.ll | ||
| inline-asm-modifiers.ll | ||
| jump-table.ll | ||
| large-frame.ll | ||
| ldst-regoffset.ll | ||
| ldst-unscaledimm.ll | ||
| ldst-unsignedimm.ll | ||
| lit.local.cfg | ||
| literal_pools.ll | ||
| local_vars.ll | ||
| logical_shifted_reg.ll | ||
| logical-imm.ll | ||
| movw-consts.ll | ||
| movw-shift-encoding.ll | ||
| pic-eh-stubs.ll | ||
| regress-bitcast-formals.ll | ||
| regress-f128csel-flags.ll | ||
| regress-tail-livereg.ll | ||
| regress-tblgen-chains.ll | ||
| regress-w29-reserved-with-fp.ll | ||
| regress-wzr-allocatable.ll | ||
| setcc-takes-i32.ll | ||
| sibling-call.ll | ||
| sincos-expansion.ll | ||
| tail-call.ll | ||
| tls-dynamic-together.ll | ||
| tls-dynamics.ll | ||
| tls-execs.ll | ||
| tst-br.ll | ||
| variadic.ll | ||
| zero-reg.ll | ||