Roman Divacky 3bd3f426a5 Expand 64bit {SHL,SHR,SRA}_PARTS on sparcv9. ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@201718 91177308-0d34-0410-b5e6-96231b3b80d8

2014-02-19 21:35:39 +00:00

..

64abi.ll

The SPARCv9 ABI returns a float in %f0.

2014-01-12 04:13:17 +00:00

64bit.ll

Clean up the Legal/Expand logic for SPARC popc.

2014-01-26 08:12:34 +00:00

64cond.ll

The SPARCv9 ABI returns a float in %f0.

2014-01-12 04:13:17 +00:00

64spill.ll

[SparcV9] Use separate instruction patterns for 64 bit arithmetic instructions instead of reusing 32 bit instruction patterns.

2013-12-29 07:15:09 +00:00

2006-01-22-BitConvertLegalize.ll

…

2007-05-09-JumpTables.ll

…

2007-07-05-LiveIntervalAssert.ll

…

2008-10-10-InlineAsmMemoryOperand.ll

…

2008-10-10-InlineAsmRegOperand.ll

…

2009-08-28-PIC.ll

[SparcV9] Use correct register class (I64RegClass) to hold the address of _GLOBAL_OFFSET_TABLE_ in sparcv9.

2014-01-29 03:35:08 +00:00

2009-08-28-WeakLinkage.ll

…

2011-01-11-Call.ll

[Sparc] Emit retl/ret instead of jmp instruction. It improves the readability of the assembly generated.

2014-01-10 02:55:27 +00:00

2011-01-11-CC.ll

[Sparc] Do not emit nop after fcmp* instruction with V9.

2013-10-06 07:06:44 +00:00

2011-01-11-FrameAddr.ll

[Sparc] Emit retl/ret instead of jmp instruction. It improves the readability of the assembly generated.

2014-01-10 02:55:27 +00:00

2011-01-19-DelaySlot.ll

[Sparc] Bundle instruction with delay slow and its filler. Now, we can use -verify-machineinstrs with SPARC backend.

2014-01-11 19:38:03 +00:00

2011-01-21-ByValArgs.ll

…

2011-01-22-SRet.ll

…

2011-12-03-TailDuplication.ll

…

2012-05-01-LowerArguments.ll

…

2013-05-17-CallFrame.ll

[SPARCV9]: Adjust the resultant pointer of DYNAMIC_STACKALLOC with the stack BIAS on sparcV9.

2013-12-09 05:13:25 +00:00

atomics.ll

Implement SPARCv9 atomic_swap_64 with a pseudo.

2014-01-30 04:48:46 +00:00

basictest.ll

…

blockaddr.ll

…

constpool.ll

The SPARCv9 ABI returns a float in %f0.

2014-01-12 04:13:17 +00:00

ctpop.ll

Only generate the popc instruction for SPARC CPUs that implement it.

2014-01-26 06:09:59 +00:00

DbgValueOtherTargets.test

…

exception.ll

[Sparc] Set %o7 as the return address register instead of %i7 in MCRegisterInfo. Also, add CFI instructions to initialize the frame correctly.

2014-02-01 18:54:16 +00:00

float.ll

[SparcV9] Handle i64 <-> float conversions in sparcv9 mode.

2013-11-03 12:28:40 +00:00

fp128.ll

[Sparc] Emit retl/ret instead of jmp instruction. It improves the readability of the assembly generated.

2014-01-10 02:55:27 +00:00

globals.ll

[Sparc] Emit retl/ret instead of jmp instruction. It improves the readability of the assembly generated.

2014-01-10 02:55:27 +00:00

inlineasm.ll

[Sparc] Add support for inline assembly constraints which specify registers by their aliases.

2014-01-22 03:18:42 +00:00

leafproc.ll

[Sparc] Emit retl/ret instead of jmp instruction. It improves the readability of the assembly generated.

2014-01-10 02:55:27 +00:00

lit.local.cfg

…

mature-mc-support.ll

Re-commit: Demote EmitRawText call in AsmPrinter::EmitInlineAsm() and remove hasRawTextSupport() call

2014-02-13 14:44:26 +00:00

missinglabel.ll

Handle bundled terminators in isBlockOnlyReachableByFallthrough.

2014-01-12 19:24:08 +00:00

mult-alt-generic-sparc.ll

…

obj-relocs.ll

[Sparc] Remove spurious checks from a testcase.

2014-02-19 15:57:49 +00:00

parts.ll

Expand 64bit {SHL,SHR,SRA}_PARTS on sparcv9.

2014-02-19 21:35:39 +00:00

private.ll

…

rem.ll

[Sparc] Emit retl/ret instead of jmp instruction. It improves the readability of the assembly generated.

2014-01-10 02:55:27 +00:00

setjmp.ll

…

spillsize.ll

Always let value types influence register classes.

2014-01-14 06:18:38 +00:00

tls.ll

[Sparc] Emit relocations for Thread Local Storage (TLS) when integrated assembler is used.

2014-02-07 05:54:20 +00:00

varargs.ll

…