mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-08 08:54:58 +00:00
9d928c223f
scavenger gets confused about register liveness if it doesn't see them. I'm not thrilled with this solution, but it only comes up when there are dead copies in the code, which is something that hopefully doesn't happen much. Here is what happens in pr4100: As shown in the following excerpt from the debug output of llc, the source of a move gets reloaded from the stack, inserting a new load instruction before the move. Since that source operand is a kill, the physical register is free to be reused for the destination of the move. The move ends up being a no-op, copying R3 to R3, so it is deleted. But, it leaves behind the load to reload %reg1028 into R3, and that load is not updated to show that it's destination operand (R3) is dead. The scavenger gets confused by that load because it thinks that R3 is live. Starting RegAlloc of: %reg1025<def,dead> = MOVr %reg1028<kill>, 14, %reg0, %reg0 Regs have values: Reloading %reg1028 into R3 Last use of R3[%reg1028], removing it from live set Assigning R3 to %reg1025 Register R3 [%reg1025] is never used, removing it from live set Alternative solutions might be either marking the load as dead, or zapping the load along with the no-op copy. I couldn't see an easy way to do either of those, though. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@71196 91177308-0d34-0410-b5e6-96231b3b80d8 |
||
|---|---|---|
| .. | ||
| 2006-11-10-CycleInDAG.ll | ||
| 2007-01-19-InfiniteLoop.ll | ||
| 2007-01-31-RegInfoAssert.ll | ||
| 2007-02-02-JoinIntervalsCrash.ll | ||
| 2007-03-06-AddR7.ll | ||
| 2007-03-07-CombinerCrash.ll | ||
| 2007-03-13-InstrSched.ll | ||
| 2007-03-21-JoinIntervalsCrash.ll | ||
| 2007-03-26-RegScavengerAssert.ll | ||
| 2007-03-27-RegScavengerAssert.ll | ||
| 2007-03-30-RegScavengerAssert.ll | ||
| 2007-04-02-RegScavengerAssert.ll | ||
| 2007-04-03-PEIBug.ll | ||
| 2007-04-03-UndefinedSymbol.ll | ||
| 2007-04-30-CombinerCrash.ll | ||
| 2007-05-03-BadPostIndexedLd.ll | ||
| 2007-05-05-InvalidPushPop.ll | ||
| 2007-05-07-jumptoentry.ll | ||
| 2007-05-07-tailmerge-1.ll | ||
| 2007-05-09-tailmerge-2.ll | ||
| 2007-05-14-InlineAsmCstCrash.ll | ||
| 2007-05-14-RegScavengerAssert.ll | ||
| 2007-05-22-tailmerge-3.ll | ||
| 2007-05-23-BadPreIndexedStore.ll | ||
| 2007-05-31-RegScavengerInfiniteLoop.ll | ||
| 2007-08-15-ReuseBug.ll | ||
| 2008-02-04-LocalRegAllocBug.ll | ||
| 2008-02-29-RegAllocLocal.ll | ||
| 2008-03-05-SxtInRegBug.ll | ||
| 2008-03-07-RegScavengerAssert.ll | ||
| 2008-04-04-ScavengerAssert.ll | ||
| 2008-04-10-ScavengerAssert.ll | ||
| 2008-04-11-PHIofImpDef.ll | ||
| 2008-05-19-LiveIntervalsBug.ll | ||
| 2008-05-19-ScavengerAssert.ll | ||
| 2008-07-17-Fdiv.ll | ||
| 2008-07-24-CodeGenPrepCrash.ll | ||
| 2008-08-07-AsmPrintBug.ll | ||
| 2008-09-14-CoaleserBug.ll | ||
| 2008-09-17-CoalescerBug.ll | ||
| 2008-11-18-ScavengerAssert.ll | ||
| 2008-11-19-ScavengerAssert.ll | ||
| 2009-02-16-SpillerBug.ll | ||
| 2009-02-22-SoftenFloatVaArg.ll | ||
| 2009-02-27-SpillerBug.ll | ||
| 2009-03-07-SpillerBug.ll | ||
| 2009-03-09-AddrModeBug.ll | ||
| 2009-04-06-AsmModifier.ll | ||
| 2009-04-08-AggregateAddr.ll | ||
| 2009-04-08-FloatUndef.ll | ||
| 2009-04-08-FREM.ll | ||
| 2009-04-09-RegScavengerAsm.ll | ||
| 2009-05-05-DAGCombineBug.ll | ||
| 2009-05-07-RegAllocLocal.ll | ||
| addrmode.ll | ||
| aliases.ll | ||
| align.ll | ||
| alloca.ll | ||
| argaddr.ll | ||
| arguments2.ll | ||
| arguments3.ll | ||
| arguments4.ll | ||
| arguments5.ll | ||
| arguments6.ll | ||
| arguments7.ll | ||
| arguments8.ll | ||
| arguments.ll | ||
| arm-asm.ll | ||
| arm-negative-stride.ll | ||
| bits.ll | ||
| branch.ll | ||
| bx_fold.ll | ||
| call_nolink.ll | ||
| call.ll | ||
| clz.ll | ||
| compare-call.ll | ||
| constants.ll | ||
| cse-libcalls.ll | ||
| ctors_dtors.ll | ||
| dg.exp | ||
| div.ll | ||
| dyn-stackalloc.ll | ||
| extloadi1.ll | ||
| fcopysign.ll | ||
| fixunsdfdi.ll | ||
| fmdrr-fmrrd.ll | ||
| fnmul.ll | ||
| formal.ll | ||
| fp.ll | ||
| fparith.ll | ||
| fpcmp_ueq.ll | ||
| fpcmp.ll | ||
| fpconv.ll | ||
| fpmem.ll | ||
| fpow.ll | ||
| fpowi.ll | ||
| fptoint.ll | ||
| frame_thumb.ll | ||
| hello.ll | ||
| hidden-vis-2.ll | ||
| hidden-vis-3.ll | ||
| hidden-vis.ll | ||
| iabs.ll | ||
| ifcvt1.ll | ||
| ifcvt2.ll | ||
| ifcvt3.ll | ||
| ifcvt4.ll | ||
| ifcvt5.ll | ||
| ifcvt6.ll | ||
| ifcvt7.ll | ||
| ifcvt8.ll | ||
| illegal-vector-bitcast.ll | ||
| imm.ll | ||
| inlineasm2.ll | ||
| inlineasm-imm-arm.ll | ||
| inlineasm-imm-thumb.ll | ||
| inlineasm.ll | ||
| insn-sched1.ll | ||
| ispositive.ll | ||
| large-stack.ll | ||
| ldm.ll | ||
| ldr_ext.ll | ||
| ldr_frame.ll | ||
| ldr_post.ll | ||
| ldr_pre.ll | ||
| ldr.ll | ||
| load-global.ll | ||
| load.ll | ||
| long_shift.ll | ||
| long-setcc.ll | ||
| long.ll | ||
| lsr-code-insertion.ll | ||
| lsr-scale-addr-mode.ll | ||
| mem.ll | ||
| memcpy-inline.ll | ||
| memfunc.ll | ||
| mul.ll | ||
| mulhi.ll | ||
| mvn.ll | ||
| pack.ll | ||
| pr3502.ll | ||
| private.ll | ||
| remat.ll | ||
| ret0.ll | ||
| ret_arg1.ll | ||
| ret_arg2.ll | ||
| ret_arg3.ll | ||
| ret_arg4.ll | ||
| ret_arg5.ll | ||
| ret_f32_arg2.ll | ||
| ret_f32_arg5.ll | ||
| ret_f64_arg2.ll | ||
| ret_f64_arg_reg_split.ll | ||
| ret_f64_arg_split.ll | ||
| ret_f64_arg_stack.ll | ||
| ret_i64_arg2.ll | ||
| ret_i64_arg3.ll | ||
| ret_i64_arg_split.ll | ||
| ret_i128_arg2.ll | ||
| ret_void.ll | ||
| rev.ll | ||
| section.ll | ||
| select_xform.ll | ||
| select.ll | ||
| shifter_operand.ll | ||
| smul.ll | ||
| stack-frame.ll | ||
| str_post.ll | ||
| str_pre.ll | ||
| str_trunc.ll | ||
| sxt_rot.ll | ||
| thread_pointer.ll | ||
| thumb-imm.ll | ||
| tls1.ll | ||
| tls2.ll | ||
| tls3.ll | ||
| trunc_ldr.ll | ||
| truncstore-dag-combine.ll | ||
| tst_teq.ll | ||
| uint64tof64.ll | ||
| unaligned_load_store.ll | ||
| unord.ll | ||
| uxt_rot.ll | ||
| uxtb.ll | ||
| vargs2.ll | ||
| vargs_align.ll | ||
| vargs.ll | ||
| vfp.ll | ||
| weak2.ll | ||
| weak.ll | ||