Files
llvm-6502/test/CodeGen/X86/widen_conv-2.ll
T
Simon Pilgrim 6970be03d1 [X86][SSE] Vectorized i64 uniform constant SRA shifts
This patch adds vectorization support for uniform constant i64 arithmetic shift right operators.

Differential Revision: http://reviews.llvm.org/D9645

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@241514 91177308-0d34-0410-b5e6-96231b3b80d8
2015-07-06 22:35:19 +00:00

14 lines
396 B
LLVM

; RUN: llc < %s -march=x86 -mattr=+sse4.2 | FileCheck %s
; CHECK: psllq $48, %xmm0
; CHECK: psrad $16, %xmm0
; CHECK: pshufd {{.*#+}} xmm0 = xmm0[1,3,2,3]
; sign extension v2i16 to v2i32
define void @convert(<2 x i32>* %dst.addr, <2 x i16> %src) nounwind {
entry:
%signext = sext <2 x i16> %src to <2 x i32> ; <<12 x i8>> [#uses=1]
store <2 x i32> %signext, <2 x i32>* %dst.addr
ret void
}