llvm-6502

mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-13 22:26:11 +00:00

History

Dan Gohman 602b0c8c17 Rename getTargetNode to getMachineNode, for consistency with the naming scheme used in SelectionDAG, where there are multiple kinds of "target" nodes, but "machine" nodes are nodes which represent a MachineInstr. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@82790 91177308-0d34-0410-b5e6-96231b3b80d8		2009-09-25 18:54:59 +00:00
..
AsmPrinter	remove all but one reference to TargetRegisterDesc::AsmName.	2009-09-13 20:31:40 +00:00
TargetInfo	Normalize makefile comments and sort cmake file lists.	2009-08-31 13:05:24 +00:00
Alpha.h
Alpha.td
AlphaBranchSelector.cpp
AlphaCallingConv.td
AlphaCodeEmitter.cpp	Tabs -> spaces, and remove trailing whitespace.	2009-09-20 02:20:51 +00:00
AlphaInstrFormats.td
AlphaInstrInfo.cpp
AlphaInstrInfo.h
AlphaInstrInfo.td
AlphaISelDAGToDAG.cpp	Rename getTargetNode to getMachineNode, for consistency with the	2009-09-25 18:54:59 +00:00
AlphaISelLowering.cpp	Tabs -> spaces, and remove trailing whitespace.	2009-09-20 02:20:51 +00:00
AlphaISelLowering.h	Enhance EmitInstrWithCustomInserter() so target can specify CFG changes that sdisel will use to properly complete phi nodes.	2009-09-18 21:02:19 +00:00
AlphaJITInfo.cpp	remove the last uses of Config/alloca.h	2009-08-23 22:57:38 +00:00
AlphaJITInfo.h
AlphaLLRP.cpp
AlphaMachineFunctionInfo.h
AlphaMCAsmInfo.cpp
AlphaMCAsmInfo.h
AlphaRegisterInfo.cpp	eliminate the last DOUTs from the targets.	2009-08-23 06:49:22 +00:00
AlphaRegisterInfo.h
AlphaRegisterInfo.td
AlphaRelocations.h
AlphaSchedule.td
AlphaSubtarget.cpp
AlphaSubtarget.h
AlphaTargetMachine.cpp
AlphaTargetMachine.h
CMakeLists.txt	Normalize makefile comments and sort cmake file lists.	2009-08-31 13:05:24 +00:00
Makefile
README.txt

README.txt

***

add gcc builtins for alpha instructions


***

custom expand byteswap into nifty 
extract/insert/mask byte/word/longword/quadword low/high
sequences

***

see if any of the extract/insert/mask operations can be added

***

match more interesting things for cmovlbc cmovlbs (move if low bit clear/set)

***

lower srem and urem

remq(i,j):  i - (j * divq(i,j)) if j != 0
remqu(i,j): i - (j * divqu(i,j)) if j != 0
reml(i,j):  i - (j * divl(i,j)) if j != 0
remlu(i,j): i - (j * divlu(i,j)) if j != 0

***

add crazy vector instructions (MVI):

(MIN|MAX)(U|S)(B8|W4) min and max, signed and unsigned, byte and word
PKWB, UNPKBW pack/unpack word to byte
PKLB UNPKBL pack/unpack long to byte
PERR pixel error (sum accross bytes of bytewise abs(i8v8 a - i8v8 b))

cmpbytes bytewise cmpeq of i8v8 a and i8v8 b (not part of MVI extentions)

this has some good examples for other operations that can be synthesised well 
from these rather meager vector ops (such as saturating add).
http://www.alphalinux.org/docs/MVI-full.html