mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-21 18:29:45 +00:00
e48e8c7a60
A couple of old test cases in test/MC/PowerPC were still using LLVM IR. Now that we have a working assembler, we can move them to assembler tests instead: ppc64-initial-cfa.ll ppc64-relocs-01.ll ppc64-tls-relocs-01.ll git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183829 91177308-0d34-0410-b5e6-96231b3b80d8
23 lines
637 B
ArmAsm
23 lines
637 B
ArmAsm
# RUN: llvm-mc -triple=powerpc64-unknown-linux-gnu -filetype=obj %s | \
|
|
# RUN: llvm-readobj -r | FileCheck %s
|
|
|
|
.text
|
|
addis 3, 13, t@tprel@ha
|
|
addi 3, 3, t@tprel@l
|
|
|
|
.type t,@object
|
|
.section .tbss,"awT",@nobits
|
|
.globl t
|
|
.align 2
|
|
t:
|
|
.long 0
|
|
.size t, 4
|
|
|
|
# Check for a pair of R_PPC64_TPREL16_HA / R_PPC64_TPREL16_LO relocs
|
|
# against the thread-local symbol 't'.
|
|
# CHECK: Relocations [
|
|
# CHECK: Section ({{[0-9]+}}) .rela.text {
|
|
# CHECK-NEXT: 0x{{[0-9,A-F]+}} R_PPC64_TPREL16_HA t
|
|
# CHECK-NEXT: 0x{{[0-9,A-F]+}} R_PPC64_TPREL16_LO t
|
|
# CHECK-NEXT: }
|