mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-28 04:29:44 +00:00
ee498d3254
This new scheduler plugs into the existing selection DAG scheduling framework. It is a top-down critical path scheduler that tracks register pressure and uses a DFA for pipeline modeling. Patch by Sergei Larin! git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@149547 91177308-0d34-0410-b5e6-96231b3b80d8
25 lines
840 B
Makefile
25 lines
840 B
Makefile
##===- lib/Target/Hexagon/Makefile -------------------------*- Makefile -*-===##
|
|
#
|
|
# The LLVM Compiler Infrastructure
|
|
#
|
|
# This file is distributed under the University of Illinois Open Source
|
|
# License. See LICENSE.TXT for details.
|
|
#
|
|
##===----------------------------------------------------------------------===##
|
|
LEVEL = ../../..
|
|
LIBRARYNAME = LLVMHexagonCodeGen
|
|
TARGET = Hexagon
|
|
|
|
# Make sure that tblgen is run, first thing.
|
|
BUILT_SOURCES = HexagonGenRegisterInfo.inc \
|
|
HexagonGenInstrInfo.inc \
|
|
HexagonGenAsmWriter.inc \
|
|
HexagonGenDAGISel.inc HexagonGenSubtargetInfo.inc \
|
|
HexagonGenCallingConv.inc \
|
|
HexagonGenDFAPacketizer.inc \
|
|
HexagonAsmPrinter.cpp
|
|
|
|
DIRS = TargetInfo MCTargetDesc
|
|
|
|
include $(LEVEL)/Makefile.common
|