mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-28 19:31:58 +00:00
ca396e391e
The syntax for "cmpxchg" should now look something like: cmpxchg i32* %addr, i32 42, i32 3 acquire monotonic where the second ordering argument gives the required semantics in the case that no exchange takes place. It should be no stronger than the first ordering constraint and cannot be either "release" or "acq_rel" (since no store will have taken place). rdar://problem/15996804 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@203559 91177308-0d34-0410-b5e6-96231b3b80d8
154 lines
3.5 KiB
LLVM
154 lines
3.5 KiB
LLVM
; RUN: llc < %s -march=sparcv9 -verify-machineinstrs | FileCheck %s
|
|
|
|
; CHECK-LABEL: test_atomic_i32
|
|
; CHECK: ld [%o0]
|
|
; CHECK: membar
|
|
; CHECK: ld [%o1]
|
|
; CHECK: membar
|
|
; CHECK: membar
|
|
; CHECK: st {{.+}}, [%o2]
|
|
define i32 @test_atomic_i32(i32* %ptr1, i32* %ptr2, i32* %ptr3) {
|
|
entry:
|
|
%0 = load atomic i32* %ptr1 acquire, align 8
|
|
%1 = load atomic i32* %ptr2 acquire, align 8
|
|
%2 = add i32 %0, %1
|
|
store atomic i32 %2, i32* %ptr3 release, align 8
|
|
ret i32 %2
|
|
}
|
|
|
|
; CHECK-LABEL: test_atomic_i64
|
|
; CHECK: ldx [%o0]
|
|
; CHECK: membar
|
|
; CHECK: ldx [%o1]
|
|
; CHECK: membar
|
|
; CHECK: membar
|
|
; CHECK: stx {{.+}}, [%o2]
|
|
define i64 @test_atomic_i64(i64* %ptr1, i64* %ptr2, i64* %ptr3) {
|
|
entry:
|
|
%0 = load atomic i64* %ptr1 acquire, align 8
|
|
%1 = load atomic i64* %ptr2 acquire, align 8
|
|
%2 = add i64 %0, %1
|
|
store atomic i64 %2, i64* %ptr3 release, align 8
|
|
ret i64 %2
|
|
}
|
|
|
|
; CHECK-LABEL: test_cmpxchg_i32
|
|
; CHECK: or %g0, 123, [[R:%[gilo][0-7]]]
|
|
; CHECK: cas [%o1], %o0, [[R]]
|
|
|
|
define i32 @test_cmpxchg_i32(i32 %a, i32* %ptr) {
|
|
entry:
|
|
%b = cmpxchg i32* %ptr, i32 %a, i32 123 monotonic monotonic
|
|
ret i32 %b
|
|
}
|
|
|
|
; CHECK-LABEL: test_cmpxchg_i64
|
|
; CHECK: or %g0, 123, [[R:%[gilo][0-7]]]
|
|
; CHECK: casx [%o1], %o0, [[R]]
|
|
|
|
define i64 @test_cmpxchg_i64(i64 %a, i64* %ptr) {
|
|
entry:
|
|
%b = cmpxchg i64* %ptr, i64 %a, i64 123 monotonic monotonic
|
|
ret i64 %b
|
|
}
|
|
|
|
; CHECK-LABEL: test_swap_i32
|
|
; CHECK: or %g0, 42, [[R:%[gilo][0-7]]]
|
|
; CHECK: swap [%o1], [[R]]
|
|
|
|
define i32 @test_swap_i32(i32 %a, i32* %ptr) {
|
|
entry:
|
|
%b = atomicrmw xchg i32* %ptr, i32 42 monotonic
|
|
ret i32 %b
|
|
}
|
|
|
|
; CHECK-LABEL: test_swap_i64
|
|
; CHECK: casx [%o1],
|
|
|
|
define i64 @test_swap_i64(i64 %a, i64* %ptr) {
|
|
entry:
|
|
%b = atomicrmw xchg i64* %ptr, i64 42 monotonic
|
|
ret i64 %b
|
|
}
|
|
|
|
; CHECK-LABEL: test_load_add_32
|
|
; CHECK: membar
|
|
; CHECK: add [[V:%[gilo][0-7]]], %o1, [[U:%[gilo][0-7]]]
|
|
; CHECK: cas [%o0], [[V]], [[U]]
|
|
; CHECK: membar
|
|
define zeroext i32 @test_load_add_32(i32* %p, i32 zeroext %v) {
|
|
entry:
|
|
%0 = atomicrmw add i32* %p, i32 %v seq_cst
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK-LABEL: test_load_sub_64
|
|
; CHECK: membar
|
|
; CHECK: sub
|
|
; CHECK: casx [%o0]
|
|
; CHECK: membar
|
|
define zeroext i64 @test_load_sub_64(i64* %p, i64 zeroext %v) {
|
|
entry:
|
|
%0 = atomicrmw sub i64* %p, i64 %v seq_cst
|
|
ret i64 %0
|
|
}
|
|
|
|
; CHECK-LABEL: test_load_xor_32
|
|
; CHECK: membar
|
|
; CHECK: xor
|
|
; CHECK: cas [%o0]
|
|
; CHECK: membar
|
|
define zeroext i32 @test_load_xor_32(i32* %p, i32 zeroext %v) {
|
|
entry:
|
|
%0 = atomicrmw xor i32* %p, i32 %v seq_cst
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK-LABEL: test_load_and_32
|
|
; CHECK: membar
|
|
; CHECK: and
|
|
; CHECK-NOT: xor
|
|
; CHECK: cas [%o0]
|
|
; CHECK: membar
|
|
define zeroext i32 @test_load_and_32(i32* %p, i32 zeroext %v) {
|
|
entry:
|
|
%0 = atomicrmw and i32* %p, i32 %v seq_cst
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK-LABEL: test_load_nand_32
|
|
; CHECK: membar
|
|
; CHECK: and
|
|
; CHECK: xor
|
|
; CHECK: cas [%o0]
|
|
; CHECK: membar
|
|
define zeroext i32 @test_load_nand_32(i32* %p, i32 zeroext %v) {
|
|
entry:
|
|
%0 = atomicrmw nand i32* %p, i32 %v seq_cst
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK-LABEL: test_load_max_64
|
|
; CHECK: membar
|
|
; CHECK: cmp
|
|
; CHECK: movg %xcc
|
|
; CHECK: casx [%o0]
|
|
; CHECK: membar
|
|
define zeroext i64 @test_load_max_64(i64* %p, i64 zeroext %v) {
|
|
entry:
|
|
%0 = atomicrmw max i64* %p, i64 %v seq_cst
|
|
ret i64 %0
|
|
}
|
|
|
|
; CHECK-LABEL: test_load_umin_32
|
|
; CHECK: membar
|
|
; CHECK: cmp
|
|
; CHECK: movleu %icc
|
|
; CHECK: cas [%o0]
|
|
; CHECK: membar
|
|
define zeroext i32 @test_load_umin_32(i32* %p, i32 zeroext %v) {
|
|
entry:
|
|
%0 = atomicrmw umin i32* %p, i32 %v seq_cst
|
|
ret i32 %0
|
|
}
|