llvm-6502/test/MC/Disassembler
Joey Gouly 4ea250524f Add support for MC assembling and disassembling of vsel{ge, gt, eq, vs} instructions.
This adds a new decoder table/namespace 'VFPV8', as these instructions have their
top 4 bits as 0b1111, while other Thumb instructions have 0b1110.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185642 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-04 14:57:20 +00:00
..
AArch64 AArch64: implement ETMv4 trace system registers. 2013-04-03 12:31:29 +00:00
ARM Add support for MC assembling and disassembling of vsel{ge, gt, eq, vs} instructions. 2013-07-04 14:57:20 +00:00
MBlaze
Mips [mips] Increase the number of floating point control registers available to 32. 2013-07-01 20:31:44 +00:00
SystemZ [SystemZ] Immediate compare-and-branch support 2013-05-29 11:58:52 +00:00
X86 Update the X86 disassembler to use xacquire and xrelease when appropriate. 2013-06-20 22:32:18 +00:00
XCore [XCore] Add LDAPB instructions. 2013-05-05 13:36:53 +00:00