6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-01 01:30:36 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/Target/MSP430
History
Anton Korobeynikov 51c31d6888 Add 8-bit insts. zext behaviour is not modelled yet 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@70722 91177308-0d34-0410-b5e6-96231b3b80d8
2009-05-03 13:05:42 +00:00
..
CMakeLists.txt
Add cmake script. No idea whether it works or not :)
2009-05-03 12:58:22 +00:00
Makefile
…
MSP430.h
…
MSP430.td
Add first draft of MSP430 calling convention stuff and draft of ISD::FORMAL_ARGUMENTS node lowering.
2009-05-03 12:59:33 +00:00
MSP430AsmPrinter.cpp
Add code enough for emission of reg-reg and reg-imm moves. This allows us to compile "ret i16 0" properly!
2009-05-03 13:02:04 +00:00
MSP430CallingConv.td
Add 8-bit regclass and pattern for sext_inreg
2009-05-03 13:05:22 +00:00
MSP430InstrFormats.td
…
MSP430InstrInfo.cpp
Add 8-bit insts. zext behaviour is not modelled yet
2009-05-03 13:05:42 +00:00
MSP430InstrInfo.h
Add code enough for emission of reg-reg and reg-imm moves. This allows us to compile "ret i16 0" properly!
2009-05-03 13:02:04 +00:00
MSP430InstrInfo.td
Add 8-bit insts. zext behaviour is not modelled yet
2009-05-03 13:05:42 +00:00
MSP430ISelDAGToDAG.cpp
Clearify the usage and add some debug stuff
2009-05-03 12:58:58 +00:00
MSP430ISelLowering.cpp
Add pattern for OR
2009-05-03 13:05:00 +00:00
MSP430ISelLowering.h
Add pattern for OR
2009-05-03 13:05:00 +00:00
MSP430RegisterInfo.cpp
Add 8-bit regclass and pattern for sext_inreg
2009-05-03 13:05:22 +00:00
MSP430RegisterInfo.h
…
MSP430RegisterInfo.td
Add 8-bit regclass and pattern for sext_inreg
2009-05-03 13:05:22 +00:00
MSP430Subtarget.cpp
…
MSP430Subtarget.h
…
MSP430TargetAsmInfo.cpp
…
MSP430TargetAsmInfo.h
…
MSP430TargetMachine.cpp
Add 'msp430' target triple recognizer
2009-05-03 13:01:23 +00:00
MSP430TargetMachine.h
Add 'msp430' target triple recognizer
2009-05-03 13:01:23 +00:00