mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-29 11:29:39 +00:00
a20067b5d4
Loads from i1 become loads from i8 followed by trunc Stores to i1 become zext to i8 followed by store to i8 Fixes PR13291 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@167948 91177308-0d34-0410-b5e6-96231b3b80d8
27 lines
814 B
LLVM
27 lines
814 B
LLVM
; RUN: llc < %s -march=nvptx -mcpu=sm_20 | FileCheck %s --check-prefix=PTX32
|
|
; RUN: llc < %s -march=nvptx64 -mcpu=sm_20 | FileCheck %s --check-prefix=PTX64
|
|
|
|
define ptx_kernel void @t1(i1* %a) {
|
|
; PTX32: mov.u16 %rc{{[0-9]+}}, 0;
|
|
; PTX32-NEXT: st.u8 [%r{{[0-9]+}}], %rc{{[0-9]+}};
|
|
; PTX64: mov.u16 %rc{{[0-9]+}}, 0;
|
|
; PTX64-NEXT: st.u8 [%rl{{[0-9]+}}], %rc{{[0-9]+}};
|
|
store i1 false, i1* %a
|
|
ret void
|
|
}
|
|
|
|
|
|
define ptx_kernel void @t2(i1* %a, i8* %b) {
|
|
; PTX32: ld.u8 %rc{{[0-9]+}}, [%r{{[0-9]+}}]
|
|
; PTX32: and.b16 temp, %rc{{[0-9]+}}, 1;
|
|
; PTX32: setp.b16.eq %p{{[0-9]+}}, temp, 1;
|
|
; PTX64: ld.u8 %rc{{[0-9]+}}, [%rl{{[0-9]+}}]
|
|
; PTX64: and.b16 temp, %rc{{[0-9]+}}, 1;
|
|
; PTX64: setp.b16.eq %p{{[0-9]+}}, temp, 1;
|
|
|
|
%t1 = load i1* %a
|
|
%t2 = select i1 %t1, i8 1, i8 2
|
|
store i8 %t2, i8* %b
|
|
ret void
|
|
}
|