mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-05 17:30:02 +00:00
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@170293 91177308-0d34-0410-b5e6-96231b3b80d8
113 lines
3.4 KiB
TableGen
113 lines
3.4 KiB
TableGen
//===-- XCoreInstrFormats.td - XCore Instruction Formats ---*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Instruction format superclass
|
|
//===----------------------------------------------------------------------===//
|
|
class InstXCore<int sz, dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: Instruction {
|
|
field bits<32> Inst;
|
|
|
|
let Namespace = "XCore";
|
|
dag OutOperandList = outs;
|
|
dag InOperandList = ins;
|
|
let AsmString = asmstr;
|
|
let Pattern = pattern;
|
|
let Size = sz;
|
|
field bits<32> SoftFail = 0;
|
|
}
|
|
|
|
// XCore pseudo instructions format
|
|
class PseudoInstXCore<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<0, outs, ins, asmstr, pattern> {
|
|
let isPseudo = 1;
|
|
}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Instruction formats
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
class _F3R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _FL3R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _F2RUS<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _FL2RUS<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _FRU6<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _FLRU6<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _FU6<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _FLU6<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _FU10<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _FLU10<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _F2R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _FRUS<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _FL2R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _F1R<bits<6> opc, dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
|
bits<4> a;
|
|
|
|
let Inst{15-11} = opc{5-1};
|
|
let Inst{10-5} = 0b111111;
|
|
let Inst{4} = opc{0};
|
|
let Inst{3-0} = a;
|
|
}
|
|
|
|
class _F0R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _L4R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _L5R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
class _L6R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
|
}
|