Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2026-04-20 16:17:38 +00:00
Code Issues Projects Releases Wiki Activity
Files
5b8bce11d60694a651965cf019b9cb5d84ed3b90
llvm-6502/test/CodeGen
T
History
Dale Johannesen 5b8bce11d6 When generating a vector the really slow way, via loads
and stores, handle the case where the element size is not
a valid target type correctly (PPC).



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@89521 91177308-0d34-0410-b5e6-96231b3b80d8
2009-11-21 00:53:23 +00:00
..
Alpha
…
ARM
Remat VLDRD from constpool. Clean up some instruction property specifications.
2009-11-20 19:57:15 +00:00
Blackfin
…
CBackend
…
CellSPU
…
CPP
fix PR5295 where the .ll parser didn't reject a function after a global
2009-10-25 23:22:50 +00:00
Generic
Fix PR5558, which was caused by a wrong fix for PR3393 (see commit 63048),
2009-11-20 10:45:10 +00:00
Mips
Unbreak test, Bruno please check.
2009-11-19 07:18:49 +00:00
MSP430
Add and-not (bic) patterns. Based heavily on patch by Brian Lucas!
2009-11-08 15:33:12 +00:00
PIC16
…
PowerPC
When generating a vector the really slow way, via loads
2009-11-21 00:53:23 +00:00
SPARC
…
SystemZ
…
Thumb
More consistent thumb1 asm printing.
2009-11-19 06:57:41 +00:00
Thumb2
Enable hoisting load from constant memories.
2009-11-20 23:31:34 +00:00
X86
Enable hoisting load from constant memories.
2009-11-20 23:31:34 +00:00
XCore
Add XCore support for indirectbr / blockaddress.
2009-11-18 23:20:42 +00:00
Powered by Gitea Version: 1.26.0 Page: 1610ms Template: 101ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API