6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00
Code Issues Projects Releases Wiki Activity
60d8767211
llvm-6502/test/MC/Mips/mips64r6
History
Daniel Sanders a39d3ab819 [mips][mips64r6] Correct the encoding of dmuh, dmuhu, dmul, and dmulu. 
We have detected a documentation bug in the encoding tables of the released
MIPS64r6 specification that has resulted in the wrong encodings being used for
these instructions in LLVM. This commit corrects them.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@212330 91177308-0d34-0410-b5e6-96231b3b80d8
2014-07-04 10:08:27 +00:00
..
invalid-mips1-wrong-error.s [mips][mips64r6] bc2[ft] are not available on MIPS32r6/MIPS64r6 2014-06-12 14:54:13 +00:00
invalid-mips1.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips2.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips3-wrong-error.s [mips][mips64r6] [ls][dw][lr] are not available in MIPS32r6/MIPS64r6 2014-05-23 13:18:02 +00:00
invalid-mips3.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips4-wrong-error.s [mips][mips64r6] prefx is not available on MIPS32r6/MIPS64r6 2014-06-12 13:51:27 +00:00
invalid-mips4.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips5-wrong-error.s [mips][mips64r6] bc1any[24] are not available on MIPS32r6/MIPS64r6 2014-06-13 13:08:38 +00:00
invalid-mips5.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid-mips32-wrong-error.s [mips][mips64r6] bc2[ft] are not available on MIPS32r6/MIPS64r6 2014-06-12 14:54:13 +00:00
invalid-mips64.s [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal is a normal instruction 2014-06-13 13:02:52 +00:00
invalid.s [mips][mips64r6] [ls][wd]c2 were re-encoded with 11-bit signed immediates rather than 16-bit in MIPS32r6/MIPS64r6 2014-06-16 10:00:45 +00:00
relocations.s [mips][mips64r6] Relocation R_MIPS_PC18_S3 2014-06-13 14:26:47 +00:00
valid-xfail.s [mips][mips64r6] Add b[on]vc 2014-05-22 11:23:21 +00:00
valid.s [mips][mips64r6] Correct the encoding of dmuh, dmuhu, dmul, and dmulu. 2014-07-04 10:08:27 +00:00