.. |
AArch64
|
Change how we iterate over relocations on ELF.
|
2013-05-30 03:05:14 +00:00 |
ARM
|
Revert r182937 and r182877.
|
2013-05-30 20:37:52 +00:00 |
CPP
|
test commit: remove blank line.
|
2013-03-14 05:43:59 +00:00 |
Generic
|
Drop @llvm.annotation and @llvm.ptr.annotation intrinsics during codegen.
|
2013-05-21 14:37:16 +00:00 |
Hexagon
|
Hexagon: Pass to replace tranfer/copy instructions into combine instruction
|
2013-05-14 18:54:06 +00:00 |
Inputs
|
Revert "Adding DIImportedModules to DIScopes."
|
2013-03-28 02:44:59 +00:00 |
MBlaze
|
Remove unnecessary leading comment characters in lit-only file
|
2013-03-18 22:08:16 +00:00 |
Mips
|
[mips] Big-endian code generation for atomic instructions.
|
2013-05-31 03:25:44 +00:00 |
MSP430
|
DAGCombiner: Simplify inverted bit tests
|
2013-05-08 06:44:42 +00:00 |
NVPTX
|
[NVPTX] Re-enable support for virtual registers in the final output
|
2013-05-31 12:14:49 +00:00 |
PowerPC
|
Change how we iterate over relocations on ELF.
|
2013-05-30 03:05:14 +00:00 |
R600
|
R600: Fix R600ControlFlowFinalizer not considering VTX_READ 128 bit dst reg
|
2013-05-23 18:26:42 +00:00 |
SI
|
|
|
SPARC
|
Sparc: Combine add/or/sethi instruction with restore if possible.
|
2013-06-02 21:48:17 +00:00 |
SystemZ
|
[SystemZ] Don't use LOAD and STORE REVERSED for volatile accesses
|
2013-05-31 13:25:22 +00:00 |
Thumb
|
LocalStackSlotAllocation improvements
|
2013-04-30 20:04:37 +00:00 |
Thumb2
|
Fix ARM FastISel tests, as a first step to enabling ARM FastISel
|
2013-05-14 16:26:38 +00:00 |
X86
|
Revert r183069: "TMP: LEA64_32r fixing"
|
2013-06-01 10:23:46 +00:00 |
XCore
|
[XCore] Fix handling of functions where only the LR is spilled.
|
2013-05-09 16:43:42 +00:00 |