mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-24 09:29:42 +00:00
81c6c9690a
We can do this now that the FixSGPRLiveRanges pass is working. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@218353 91177308-0d34-0410-b5e6-96231b3b80d8
122 lines
4.4 KiB
LLVM
122 lines
4.4 KiB
LLVM
; RUN: llc -march=r600 -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
|
|
|
declare i64 @llvm.ctpop.i64(i64) nounwind readnone
|
|
declare <2 x i64> @llvm.ctpop.v2i64(<2 x i64>) nounwind readnone
|
|
declare <4 x i64> @llvm.ctpop.v4i64(<4 x i64>) nounwind readnone
|
|
declare <8 x i64> @llvm.ctpop.v8i64(<8 x i64>) nounwind readnone
|
|
declare <16 x i64> @llvm.ctpop.v16i64(<16 x i64>) nounwind readnone
|
|
|
|
; FUNC-LABEL: @s_ctpop_i64:
|
|
; SI: S_LOAD_DWORDX2 [[SVAL:s\[[0-9]+:[0-9]+\]]], s{{\[[0-9]+:[0-9]+\]}}, 0xb
|
|
; SI: S_BCNT1_I32_B64 [[SRESULT:s[0-9]+]], [[SVAL]]
|
|
; SI: V_MOV_B32_e32 [[VRESULT:v[0-9]+]], [[SRESULT]]
|
|
; SI: BUFFER_STORE_DWORD [[VRESULT]],
|
|
; SI: S_ENDPGM
|
|
define void @s_ctpop_i64(i32 addrspace(1)* noalias %out, i64 %val) nounwind {
|
|
%ctpop = call i64 @llvm.ctpop.i64(i64 %val) nounwind readnone
|
|
%truncctpop = trunc i64 %ctpop to i32
|
|
store i32 %truncctpop, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @v_ctpop_i64:
|
|
; SI: BUFFER_LOAD_DWORDX2 v{{\[}}[[LOVAL:[0-9]+]]:[[HIVAL:[0-9]+]]{{\]}},
|
|
; SI: V_MOV_B32_e32 [[VZERO:v[0-9]+]], 0
|
|
; SI: V_BCNT_U32_B32_e32 [[MIDRESULT:v[0-9]+]], v[[LOVAL]], [[VZERO]]
|
|
; SI-NEXT: V_BCNT_U32_B32_e32 [[RESULT:v[0-9]+]], v[[HIVAL]], [[MIDRESULT]]
|
|
; SI: BUFFER_STORE_DWORD [[RESULT]],
|
|
; SI: S_ENDPGM
|
|
define void @v_ctpop_i64(i32 addrspace(1)* noalias %out, i64 addrspace(1)* noalias %in) nounwind {
|
|
%val = load i64 addrspace(1)* %in, align 8
|
|
%ctpop = call i64 @llvm.ctpop.i64(i64 %val) nounwind readnone
|
|
%truncctpop = trunc i64 %ctpop to i32
|
|
store i32 %truncctpop, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @s_ctpop_v2i64:
|
|
; SI: S_BCNT1_I32_B64
|
|
; SI: S_BCNT1_I32_B64
|
|
; SI: S_ENDPGM
|
|
define void @s_ctpop_v2i64(<2 x i32> addrspace(1)* noalias %out, <2 x i64> %val) nounwind {
|
|
%ctpop = call <2 x i64> @llvm.ctpop.v2i64(<2 x i64> %val) nounwind readnone
|
|
%truncctpop = trunc <2 x i64> %ctpop to <2 x i32>
|
|
store <2 x i32> %truncctpop, <2 x i32> addrspace(1)* %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @s_ctpop_v4i64:
|
|
; SI: S_BCNT1_I32_B64
|
|
; SI: S_BCNT1_I32_B64
|
|
; SI: S_BCNT1_I32_B64
|
|
; SI: S_BCNT1_I32_B64
|
|
; SI: S_ENDPGM
|
|
define void @s_ctpop_v4i64(<4 x i32> addrspace(1)* noalias %out, <4 x i64> %val) nounwind {
|
|
%ctpop = call <4 x i64> @llvm.ctpop.v4i64(<4 x i64> %val) nounwind readnone
|
|
%truncctpop = trunc <4 x i64> %ctpop to <4 x i32>
|
|
store <4 x i32> %truncctpop, <4 x i32> addrspace(1)* %out, align 16
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @v_ctpop_v2i64:
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: S_ENDPGM
|
|
define void @v_ctpop_v2i64(<2 x i32> addrspace(1)* noalias %out, <2 x i64> addrspace(1)* noalias %in) nounwind {
|
|
%val = load <2 x i64> addrspace(1)* %in, align 16
|
|
%ctpop = call <2 x i64> @llvm.ctpop.v2i64(<2 x i64> %val) nounwind readnone
|
|
%truncctpop = trunc <2 x i64> %ctpop to <2 x i32>
|
|
store <2 x i32> %truncctpop, <2 x i32> addrspace(1)* %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @v_ctpop_v4i64:
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: V_BCNT_U32_B32
|
|
; SI: S_ENDPGM
|
|
define void @v_ctpop_v4i64(<4 x i32> addrspace(1)* noalias %out, <4 x i64> addrspace(1)* noalias %in) nounwind {
|
|
%val = load <4 x i64> addrspace(1)* %in, align 32
|
|
%ctpop = call <4 x i64> @llvm.ctpop.v4i64(<4 x i64> %val) nounwind readnone
|
|
%truncctpop = trunc <4 x i64> %ctpop to <4 x i32>
|
|
store <4 x i32> %truncctpop, <4 x i32> addrspace(1)* %out, align 16
|
|
ret void
|
|
}
|
|
|
|
; FIXME: We currently disallow SALU instructions in all branches,
|
|
; but there are some cases when the should be allowed.
|
|
|
|
; FUNC-LABEL: @ctpop_i64_in_br
|
|
; SI: S_LOAD_DWORDX2 s{{\[}}[[LOVAL:[0-9]+]]:[[HIVAL:[0-9]+]]{{\]}}, s[{{[0-9]+:[0-9]+}}], 0xd
|
|
; SI: S_BCNT1_I32_B64 [[RESULT:s[0-9]+]], {{s\[}}[[LOVAL]]:[[HIVAL]]{{\]}}
|
|
; SI: V_MOV_B32_e32 v[[VLO:[0-9]+]], [[RESULT]]
|
|
; SI: V_MOV_B32_e32 v[[VHI:[0-9]+]], s[[HIVAL]]
|
|
; SI: BUFFER_STORE_DWORDX2 {{v\[}}[[VLO]]:[[VHI]]{{\]}}
|
|
; SI: S_ENDPGM
|
|
define void @ctpop_i64_in_br(i64 addrspace(1)* %out, i64 addrspace(1)* %in, i64 %ctpop_arg, i32 %cond) {
|
|
entry:
|
|
%tmp0 = icmp eq i32 %cond, 0
|
|
br i1 %tmp0, label %if, label %else
|
|
|
|
if:
|
|
%tmp2 = call i64 @llvm.ctpop.i64(i64 %ctpop_arg)
|
|
br label %endif
|
|
|
|
else:
|
|
%tmp3 = getelementptr i64 addrspace(1)* %in, i32 1
|
|
%tmp4 = load i64 addrspace(1)* %tmp3
|
|
br label %endif
|
|
|
|
endif:
|
|
%tmp5 = phi i64 [%tmp2, %if], [%tmp4, %else]
|
|
store i64 %tmp5, i64 addrspace(1)* %out
|
|
ret void
|
|
}
|