Nadav Rotem 6806e11612 Fix PR18162 - Incorrect assertion assumed that the SDValue resno is zero. ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@196858 91177308-0d34-0410-b5e6-96231b3b80d8

2013-12-10 01:13:59 +00:00

..

AArch64

[AArch64] Refactor the NEON scalar reduce pairwise intrinsics, so that they use

2013-12-09 22:47:38 +00:00

ARM

ARM: fix folding of stack-adjustment (yet again).

2013-12-08 15:56:50 +00:00

CPP

…

Generic

…

Hexagon

Debug Info: update testing cases to specify the debug info version number.

2013-11-22 21:49:45 +00:00

Inputs

Debug Info: update testing cases to specify the debug info version number.

2013-11-22 21:49:45 +00:00

Mips

[mips][msa] Fix invalid generated code when lowering FrameIndex involving unaligned offsets.

2013-12-09 12:47:12 +00:00

MSP430

…

NVPTX

[NVPTX] Fix off-by-one error when creating the VT list for an SDNode

2013-12-05 12:58:00 +00:00

PowerPC

Correct word hyphenations

2013-12-05 05:44:44 +00:00

R600

Add a RequireStructuredCFG Field to TargetMachine.

2013-12-07 01:49:19 +00:00

SPARC

[SPARCV9]: Adjust the resultant pointer of DYNAMIC_STACKALLOC with the stack BIAS on sparcV9.

2013-12-09 05:13:25 +00:00

SystemZ

[SystemZ] Use LOAD AND TEST for comparisons with -0

2013-12-06 09:59:12 +00:00

Thumb

Use FileCheck and expand the test a bit.

2013-11-27 19:22:14 +00:00

Thumb2

Add support for parsing ARM symbol variants on ELF targets

2013-12-04 22:43:20 +00:00

X86

Fix PR18162 - Incorrect assertion assumed that the SDValue resno is zero.

2013-12-10 01:13:59 +00:00

XCore

XCore target: Make handling of large frames not dependent upon an FP.

2013-12-02 11:05:28 +00:00