mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-02 22:04:55 +00:00
29e05fe7a8
The Printer will now print instructions with the correct alignment specifier syntax, like
vld1.8 {d16}, [r0:64]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@175884 91177308-0d34-0410-b5e6-96231b3b80d8
103 lines
2.6 KiB
LLVM
103 lines
2.6 KiB
LLVM
; RUN: llc -mtriple=armv7-none-linux-gnueabi < %s | FileCheck %s
|
|
|
|
@var_v2i8 = global <2 x i8> zeroinitializer
|
|
@var_v4i8 = global <4 x i8> zeroinitializer
|
|
|
|
@var_v2i16 = global <2 x i16> zeroinitializer
|
|
@var_v4i16 = global <4 x i16> zeroinitializer
|
|
|
|
@var_v2i32 = global <2 x i32> zeroinitializer
|
|
@var_v4i32 = global <4 x i32> zeroinitializer
|
|
|
|
@var_v2i64 = global <2 x i64> zeroinitializer
|
|
|
|
define void @test_v2i8tov2i32() {
|
|
; CHECK: test_v2i8tov2i32:
|
|
|
|
%i8val = load <2 x i8>* @var_v2i8
|
|
|
|
%i32val = sext <2 x i8> %i8val to <2 x i32>
|
|
store <2 x i32> %i32val, <2 x i32>* @var_v2i32
|
|
; CHECK: vld1.16 {d[[LOAD:[0-9]+]][0]}, [{{r[0-9]+}}:16]
|
|
; CHECK: vmovl.s8 {{q[0-9]+}}, d[[LOAD]]
|
|
; CHECK: vmovl.s16 {{q[0-9]+}}, {{d[0-9]+}}
|
|
|
|
ret void
|
|
}
|
|
|
|
define void @test_v2i8tov2i64() {
|
|
; CHECK: test_v2i8tov2i64:
|
|
|
|
%i8val = load <2 x i8>* @var_v2i8
|
|
|
|
%i64val = sext <2 x i8> %i8val to <2 x i64>
|
|
store <2 x i64> %i64val, <2 x i64>* @var_v2i64
|
|
; CHECK: vld1.16 {d{{[0-9]+}}[0]}, [{{r[0-9]+}}:16]
|
|
; CHECK: vmovl.s8 {{q[0-9]+}}, d[[LOAD]]
|
|
; CHECK: vmovl.s16 {{q[0-9]+}}, {{d[0-9]+}}
|
|
; CHECK: vmovl.s32 {{q[0-9]+}}, {{d[0-9]+}}
|
|
|
|
; %i64val = sext <2 x i8> %i8val to <2 x i64>
|
|
; store <2 x i64> %i64val, <2 x i64>* @var_v2i64
|
|
|
|
ret void
|
|
}
|
|
|
|
define void @test_v4i8tov4i16() {
|
|
; CHECK: test_v4i8tov4i16:
|
|
|
|
%i8val = load <4 x i8>* @var_v4i8
|
|
|
|
%i16val = sext <4 x i8> %i8val to <4 x i16>
|
|
store <4 x i16> %i16val, <4 x i16>* @var_v4i16
|
|
; CHECK: vld1.32 {d[[LOAD:[0-9]+]][0]}, [{{r[0-9]+}}:32]
|
|
; CHECK: vmovl.s8 {{q[0-9]+}}, d[[LOAD]]
|
|
; CHECK-NOT: vmovl.s16
|
|
|
|
ret void
|
|
; CHECK: bx lr
|
|
}
|
|
|
|
define void @test_v4i8tov4i32() {
|
|
; CHECK: test_v4i8tov4i32:
|
|
|
|
%i8val = load <4 x i8>* @var_v4i8
|
|
|
|
%i16val = sext <4 x i8> %i8val to <4 x i32>
|
|
store <4 x i32> %i16val, <4 x i32>* @var_v4i32
|
|
; CHECK: vld1.32 {d[[LOAD:[0-9]+]][0]}, [{{r[0-9]+}}:32]
|
|
; CHECK: vmovl.s8 {{q[0-9]+}}, d[[LOAD]]
|
|
; CHECK: vmovl.s16 {{q[0-9]+}}, {{d[0-9]+}}
|
|
|
|
ret void
|
|
}
|
|
|
|
define void @test_v2i16tov2i32() {
|
|
; CHECK: test_v2i16tov2i32:
|
|
|
|
%i16val = load <2 x i16>* @var_v2i16
|
|
|
|
%i32val = sext <2 x i16> %i16val to <2 x i32>
|
|
store <2 x i32> %i32val, <2 x i32>* @var_v2i32
|
|
; CHECK: vld1.32 {d[[LOAD:[0-9]+]][0]}, [{{r[0-9]+}}:32]
|
|
; CHECK: vmovl.s16 {{q[0-9]+}}, d[[LOAD]]
|
|
; CHECK-NOT: vmovl
|
|
|
|
ret void
|
|
; CHECK: bx lr
|
|
}
|
|
|
|
define void @test_v2i16tov2i64() {
|
|
; CHECK: test_v2i16tov2i64:
|
|
|
|
%i16val = load <2 x i16>* @var_v2i16
|
|
|
|
%i64val = sext <2 x i16> %i16val to <2 x i64>
|
|
store <2 x i64> %i64val, <2 x i64>* @var_v2i64
|
|
; CHECK: vld1.32 {d[[LOAD:[0-9]+]][0]}, [{{r[0-9]+}}:32]
|
|
; CHECK: vmovl.s16 {{q[0-9]+}}, d[[LOAD]]
|
|
; CHECK: vmovl.s32 {{q[0-9]+}}, d[[LOAD]]
|
|
|
|
ret void
|
|
}
|