mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-04 06:09:05 +00:00
1665b0a224
branch in ARM v4 code, since it gets clobbered by the return address before it is used. Instead of adding a new register class containing all the GPRs except LR, just use the existing tGPR class. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@96360 91177308-0d34-0410-b5e6-96231b3b80d8
37 lines
1.3 KiB
LLVM
37 lines
1.3 KiB
LLVM
; RUN: llc < %s -march=arm | FileCheck %s -check-prefix=CHECKV4
|
|
; RUN: llc < %s -march=arm -mattr=+v5t | FileCheck %s -check-prefix=CHECKV5
|
|
; RUN: llc < %s -march=arm -mtriple=arm-linux-gnueabi\
|
|
; RUN: -relocation-model=pic | FileCheck %s -check-prefix=CHECKELF
|
|
|
|
@t = weak global i32 ()* null ; <i32 ()**> [#uses=1]
|
|
|
|
declare void @g(i32, i32, i32, i32)
|
|
|
|
define void @f() {
|
|
; CHECKV4: mov lr, pc
|
|
; CHECKV5: blx
|
|
; CHECKELF: PLT
|
|
call void @g( i32 1, i32 2, i32 3, i32 4 )
|
|
ret void
|
|
}
|
|
|
|
define void @g.upgrd.1() {
|
|
%tmp = load i32 ()** @t ; <i32 ()*> [#uses=1]
|
|
%tmp.upgrd.2 = tail call i32 %tmp( ) ; <i32> [#uses=0]
|
|
ret void
|
|
}
|
|
|
|
define i32* @m_231b(i32, i32, i32*, i32*, i32*) nounwind {
|
|
; CHECKV4: m_231b
|
|
; CHECKV4: bx r{{.*}}
|
|
BB0:
|
|
%5 = inttoptr i32 %0 to i32* ; <i32*> [#uses=1]
|
|
%t35 = volatile load i32* %5 ; <i32> [#uses=1]
|
|
%6 = inttoptr i32 %t35 to i32** ; <i32**> [#uses=1]
|
|
%7 = getelementptr i32** %6, i32 86 ; <i32**> [#uses=1]
|
|
%8 = load i32** %7 ; <i32*> [#uses=1]
|
|
%9 = bitcast i32* %8 to i32* (i32, i32*, i32, i32*, i32*, i32*)* ; <i32* (i32, i32*, i32, i32*, i32*, i32*)*> [#uses=1]
|
|
%10 = call i32* %9(i32 %0, i32* null, i32 %1, i32* %2, i32* %3, i32* %4) ; <i32*> [#uses=1]
|
|
ret i32* %10
|
|
}
|