6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-17 21:35:07 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/include/llvm/Target
History
Chris Lattner 762ccea600 remove all but one reference to TargetRegisterDesc::AsmName. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@81714 91177308-0d34-0410-b5e6-96231b3b80d8
2009-09-13 20:31:40 +00:00
..
SubtargetFeature.h
Switch SubtargetFeature off of ostreams
2009-08-23 21:41:43 +00:00
Target.td
Add 'isCodeGenOnly' bit to Instruction .td records.
2009-08-11 22:17:52 +00:00
TargetAsmParser.h
Added the ParseInstruction() hook for target specific assembler directives so
2009-09-10 20:51:44 +00:00
TargetCallingConv.td
…
TargetData.h
Try again at privatizing the layout info map, with a rewritten patch.
2009-08-21 19:59:12 +00:00
TargetELFWriterInfo.h
…
TargetFrameInfo.h
…
TargetInstrDesc.h
…
TargetInstrInfo.h
rename TAI -> MAI, being careful not to make MAILJMP instructions :)
2009-08-22 21:43:10 +00:00
TargetInstrItineraries.h
Use the schedule itinerary operand use/def cycle information to adjust dependence edge latency for post-RA scheduling.
2009-08-19 16:08:58 +00:00
TargetIntrinsicInfo.h
…
TargetJITInfo.h
…
TargetLowering.h
Retype from unsigned to CallingConv::ID accordingly. Approved by Bob Wilson.
2009-09-02 08:44:58 +00:00
TargetLoweringObjectFile.h
Rename TargetAsmInfo (and its subclasses) to MCAsmInfo.
2009-08-22 20:48:53 +00:00
TargetMachine.h
Rename TargetAsmInfo (and its subclasses) to MCAsmInfo.
2009-08-22 20:48:53 +00:00
TargetMachOWriterInfo.h
…
TargetOptions.h
SjLj based exception handling unwinding support. This patch is nasty, brutish
2009-08-11 00:09:57 +00:00
TargetRegisterInfo.h
remove all but one reference to TargetRegisterDesc::AsmName.
2009-09-13 20:31:40 +00:00
TargetRegistry.h
Added an abstract superclass, MCDisassembler, for
2009-09-09 22:49:13 +00:00
TargetSchedule.td
Extend the instruction itinerary model to include the ability to indicate the def and use cycle for each operand. This additional information is optional, so existing itineraries do not need to be changed.
2009-08-17 16:02:57 +00:00
TargetSelect.h
…
TargetSelectionDAG.td
Add a new "SDTCisVec" SDTypeConstraint. This complements the vAny type.
2009-08-12 22:30:59 +00:00
TargetSubtarget.h
Use the schedule itinerary operand use/def cycle information to adjust dependence edge latency for post-RA scheduling.
2009-08-19 16:08:58 +00:00