Richard Osborne 763c858ede [XCore] Add TSETR instruction. ... This instruction is not targeted by the compiler but it is needed for the MC layer. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@175406 91177308-0d34-0410-b5e6-96231b3b80d8		2013-02-17 22:32:41 +00:00
..
AArch64	AArch64: Undo change to how test was run	2013-02-11 10:51:41 +00:00
ARM	If bundle alignment is enabled, do not add data to a fragment with instructions	2013-02-15 22:50:52 +00:00
AsmParser	MCParser: Reject .balign with non-pow2 alignments.	2013-02-16 15:00:16 +00:00
COFF	[MC][COFF] Delay handling symbol aliases when writing	2013-01-29 22:10:07 +00:00
Disassembler	[XCore] Add TSETR instruction.	2013-02-17 22:32:41 +00:00
ELF	Now that llvm-dwarfdump supports flags to specify which DWARF section to dump,	2013-01-25 21:44:53 +00:00
MachO	Revert r15266. This fixes llvm.org/pr15266.	2013-02-14 16:23:08 +00:00
Markup	MC: Simple example parser for MC assembly markup.	2012-10-31 23:24:13 +00:00
MBlaze
Mips	[mips] Add definition of JALR instruction which has two register operands. Change the	2013-02-07 19:48:00 +00:00
PowerPC	PowerPC: EH adjustments	2013-01-09 17:08:15 +00:00
X86	Revert r15266. This fixes llvm.org/pr15266.	2013-02-14 16:23:08 +00:00