6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-15 04:30:12 +00:00
Code Issues Projects Releases Wiki Activity
7826807958
llvm-6502/include/llvm/Target
History
Lang Hames 4c553e0367 Recommit r224935 with a fix for the ObjC++/AArch64 bug that that revision 
introduced.

A test case for the bug was already committed in r225385.

Patch by Rafael Espindola.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225534 91177308-0d34-0410-b5e6-96231b3b80d8
2015-01-09 18:55:42 +00:00
..
CostTable.h
Target.td [Statepoints 2/4] Statepoint infrastructure for garbage collection: MI & x86-64 Backend 2014-12-01 22:52:56 +00:00
TargetCallingConv.h ARM: HFAs must be passed in consecutive registers 2014-05-09 14:01:47 +00:00
TargetCallingConv.td [mips] Remove MipsCC::analyzeCallOperands in favour of CCState::AnalyzeCallOperands. NFC 2014-11-07 11:43:49 +00:00
TargetFrameLowering.h [Statepoints 2/4] Statepoint infrastructure for garbage collection: MI & x86-64 Backend 2014-12-01 22:52:56 +00:00
TargetInstrInfo.h Move SPAdj logic from PEI into the targets (NFC) 2015-01-08 11:04:38 +00:00
TargetIntrinsicInfo.h Trailing whitespace. 2014-07-23 00:42:52 +00:00
TargetItinerary.td
TargetLibraryInfo.h Add fortified (__*_chk) library functions to TLI (NFC) 2014-11-12 21:23:34 +00:00
TargetLowering.h [SelectionDAG] Allow targets to specify legality of extloads' result 2015-01-08 00:51:32 +00:00
TargetLoweringObjectFile.h Recommit r224935 with a fix for the ObjC++/AArch64 bug that that revision 2015-01-09 18:55:42 +00:00
TargetMachine.h This patch changes the ownership of TLOF from TargetLoweringBase to TargetMachine so that different subtargets could share the TLOF effectively 2014-11-13 09:26:31 +00:00
TargetOpcodes.h [Statepoints 2/4] Statepoint infrastructure for garbage collection: MI & x86-64 Backend 2014-12-01 22:52:56 +00:00
TargetOptions.h Add a new string member to the TargetOptions struct for the name 2014-12-18 02:20:58 +00:00
TargetRegisterInfo.h Add function that translates subregister lane masks to other subregs. 2014-12-10 01:12:00 +00:00
TargetSchedule.td Move Post RA Scheduling flag bit into SchedMachineModel 2014-07-15 22:39:58 +00:00
TargetSelectionDAG.td Masked Load / Store Intrinsics - the CodeGen part. 2014-12-04 09:40:44 +00:00
TargetSelectionDAGInfo.h Trailing whitespace. 2014-07-23 00:42:52 +00:00
TargetSubtargetInfo.h Add a flag to enable/disable subregister liveness. 2014-12-10 01:12:30 +00:00