6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-25 03:30:37 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/test/CodeGen/Mips/msa
History
Matheus Almeida 71e7893757 [mips][msa] Improves robustness of the test by enhancing pattern matching. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@192446 91177308-0d34-0410-b5e6-96231b3b80d8
2013-10-11 13:18:01 +00:00
..
2r_vector_scalar.ll
[mips][msa] Implemented fill.d intrinsic.
2013-09-27 13:20:41 +00:00
2r.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
2rf_exup.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
2rf_float_int.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
2rf_fq.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
2rf_int_float.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
2rf_tq.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
2rf.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r_4r_widen.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r_4r.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r_ld_st.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r_splat.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r-a.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r-b.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r-c.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r-d.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r-i.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r-m.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r-p.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3r-s.ll
[mips][msa] Improves robustness of the test by enhancing pattern matching.
2013-10-11 13:18:01 +00:00
3r-v.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3rf_4rf_q.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3rf_4rf.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3rf_exdo.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3rf_float_int.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3rf_int_float.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3rf_q.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
3rf.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
arithmetic_float.ll
[mips][msa] Added support for matching fmsub.[wd] from normal IR (i.e. not intrinsics)
2013-10-11 10:27:32 +00:00
arithmetic.ll
[mips][msa] Added support for matching maddv.[bhwd], and msubv.[bhwd] from normal IR (i.e. not intrinsics)
2013-10-11 10:50:42 +00:00
basic_operations_float.ll
[mips][msa] Implemented insert_vector_elt for v4f32 and v2f64.
2013-09-27 12:31:32 +00:00
basic_operations.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
bit.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
bitcast.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
bitwise.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
compare_float.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
compare.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
elm_copy.ll
[mips][msa] Implemented copy_[us].d intrinsic.
2013-09-27 13:04:21 +00:00
elm_cxcmsa.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
elm_insv.ll
[mips][msa] Implemented insert.d intrinsic.
2013-09-27 13:36:54 +00:00
elm_move.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
elm_shift_slide.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
i5_ld_st.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
i5-a.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
i5-b.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
i5-c.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
i5-m.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
i5-s.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
i8.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
i10.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
llvm-stress-s525530439.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
llvm-stress-s997348632.ll
[mips][msa] Implemented extract_vector_elt for v4f32 or v2f64
2013-09-27 12:17:32 +00:00
llvm-stress-s1935737938.ll
[mips][msa] Added support for MSA registers to copyPhysReg
2013-09-27 12:03:51 +00:00
llvm-stress-sz1-s742806235.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
shuffle.ll
[mips][msa] Added support for matching splati from normal IR (i.e. not intrinsics)
2013-09-27 11:48:57 +00:00
spill.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
vec.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00
vecs10.ll
[mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal error when using it in FR=0 mode.
2013-09-27 10:08:31 +00:00