mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-01 15:11:24 +00:00
08e9cb46fe
Each SM and PTX version is modeled as a subtarget feature/CPU. Additionally, PTX 3.1 is added as the default PTX version to be out-of-the-box compatible with CUDA 5.0. Available CPUs for this target: sm_10 - Select the sm_10 processor. sm_11 - Select the sm_11 processor. sm_12 - Select the sm_12 processor. sm_13 - Select the sm_13 processor. sm_20 - Select the sm_20 processor. sm_21 - Select the sm_21 processor. sm_30 - Select the sm_30 processor. sm_35 - Select the sm_35 processor. Available features for this target: ptx30 - Use PTX version 3.0. ptx31 - Use PTX version 3.1. sm_10 - Target SM 1.0. sm_11 - Target SM 1.1. sm_12 - Target SM 1.2. sm_13 - Target SM 1.3. sm_20 - Target SM 2.0. sm_21 - Target SM 2.1. sm_30 - Target SM 3.0. sm_35 - Target SM 3.5. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@167699 91177308-0d34-0410-b5e6-96231b3b80d8
75 lines
2.8 KiB
TableGen
75 lines
2.8 KiB
TableGen
//===- NVPTX.td - Describe the NVPTX Target Machine -----------*- tblgen -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
// This is the top level entry point for the NVPTX target.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Target-independent interfaces
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
include "NVPTXRegisterInfo.td"
|
|
include "NVPTXInstrInfo.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Subtarget Features.
|
|
// - We use the SM version number instead of explicit feature table.
|
|
// - Need at least one feature to avoid generating zero sized array by
|
|
// TableGen in NVPTXGenSubtarget.inc.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SM Versions
|
|
def SM10 : SubtargetFeature<"sm_10", "SmVersion", "10",
|
|
"Target SM 1.0">;
|
|
def SM11 : SubtargetFeature<"sm_11", "SmVersion", "11",
|
|
"Target SM 1.1">;
|
|
def SM12 : SubtargetFeature<"sm_12", "SmVersion", "12",
|
|
"Target SM 1.2">;
|
|
def SM13 : SubtargetFeature<"sm_13", "SmVersion", "13",
|
|
"Target SM 1.3">;
|
|
def SM20 : SubtargetFeature<"sm_20", "SmVersion", "20",
|
|
"Target SM 2.0">;
|
|
def SM21 : SubtargetFeature<"sm_21", "SmVersion", "21",
|
|
"Target SM 2.1">;
|
|
def SM30 : SubtargetFeature<"sm_30", "SmVersion", "30",
|
|
"Target SM 3.0">;
|
|
def SM35 : SubtargetFeature<"sm_35", "SmVersion", "35",
|
|
"Target SM 3.5">;
|
|
|
|
// PTX Versions
|
|
def PTX30 : SubtargetFeature<"ptx30", "PTXVersion", "30",
|
|
"Use PTX version 3.0">;
|
|
def PTX31 : SubtargetFeature<"ptx31", "PTXVersion", "31",
|
|
"Use PTX version 3.1">;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// NVPTX supported processors.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
class Proc<string Name, list<SubtargetFeature> Features>
|
|
: Processor<Name, NoItineraries, Features>;
|
|
|
|
def : Proc<"sm_10", [SM10]>;
|
|
def : Proc<"sm_11", [SM11]>;
|
|
def : Proc<"sm_12", [SM12]>;
|
|
def : Proc<"sm_13", [SM13]>;
|
|
def : Proc<"sm_20", [SM20]>;
|
|
def : Proc<"sm_21", [SM21]>;
|
|
def : Proc<"sm_30", [SM30]>;
|
|
def : Proc<"sm_35", [SM35]>;
|
|
|
|
|
|
def NVPTXInstrInfo : InstrInfo {
|
|
}
|
|
|
|
def NVPTX : Target {
|
|
let InstructionSet = NVPTXInstrInfo;
|
|
}
|