Tom Stellard 891e9e7869 R600/SI: Make sure resource descriptors are always stored in SGPRs ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@222253 91177308-0d34-0410-b5e6-96231b3b80d8

2014-11-18 20:39:39 +00:00

..

AsmParser

R600/SI: Start implementing an assembler

2014-11-14 14:08:00 +00:00

InstPrinter

…

MCTargetDesc

R600: Fix assert on empty function

2014-11-13 20:07:40 +00:00

TargetInfo

…

AMDGPU.h

Reapply: R600: Make sure to inline all internal functions

2014-11-03 19:49:05 +00:00

AMDGPU.td

R600/SI: Start implementing an assembler

2014-11-14 14:08:00 +00:00

AMDGPUAlwaysInlinePass.cpp

Reapply: R600: Make sure to inline all internal functions

2014-11-03 19:49:05 +00:00

AMDGPUAsmPrinter.cpp

…

AMDGPUAsmPrinter.h

…

AMDGPUCallingConv.td

…

AMDGPUFrameLowering.cpp

…

AMDGPUFrameLowering.h

…

AMDGPUInstrInfo.cpp

…

AMDGPUInstrInfo.h

…

AMDGPUInstrInfo.td

R600/SI: Combine min3/max3 instructions

2014-11-14 20:08:52 +00:00

AMDGPUInstructions.td

R600/SI: Start implementing an assembler

2014-11-14 14:08:00 +00:00

AMDGPUIntrinsicInfo.cpp

…

AMDGPUIntrinsicInfo.h

…

AMDGPUIntrinsics.td

…

AMDGPUISelDAGToDAG.cpp

R600/SI: Get rid of FCLAMP_SI pseudo

2014-11-13 19:49:04 +00:00

AMDGPUISelLowering.cpp

R600: Permute operands when selecting legacy min/max

2014-11-15 05:02:57 +00:00

AMDGPUISelLowering.h

R600: Factor i64 UDIVREM lowering into its own fuction

2014-11-15 01:07:53 +00:00

AMDGPUMachineFunction.cpp

…

AMDGPUMachineFunction.h

Reapply "R600: Add new intrinsic to read work dimensions"

2014-10-14 20:05:26 +00:00

AMDGPUMCInstLower.cpp

…

AMDGPUMCInstLower.h

…

AMDGPUPromoteAlloca.cpp

R600: Don't promote allocas when one of the users is a ptrtoint instruction

2014-10-31 20:52:04 +00:00

AMDGPURegisterInfo.cpp

…

AMDGPURegisterInfo.h

…

AMDGPURegisterInfo.td

…

AMDGPUSubtarget.cpp

…

AMDGPUSubtarget.h

R600: Remove unused define

2014-11-07 20:45:00 +00:00

AMDGPUTargetMachine.cpp

This patch changes the ownership of TLOF from TargetLoweringBase to TargetMachine so that different subtargets could share the TLOF effectively

2014-11-13 09:26:31 +00:00

AMDGPUTargetMachine.h

This patch changes the ownership of TLOF from TargetLoweringBase to TargetMachine so that different subtargets could share the TLOF effectively

2014-11-13 09:26:31 +00:00

AMDGPUTargetTransformInfo.cpp

Fix broken doxygen annotations, NFC

2014-11-12 18:25:06 +00:00

AMDILCFGStructurizer.cpp

…

CaymanInstructions.td

…

CMakeLists.txt

R600/SI: Start implementing an assembler

2014-11-14 14:08:00 +00:00

EvergreenInstructions.td

R600/SI: Use REG_SEQUENCE instead of INSERT_SUBREGs

2014-11-02 23:46:54 +00:00

LLVMBuild.txt

R600/SI: Start implementing an assembler

2014-11-14 14:08:00 +00:00

Makefile

R600/SI: Start implementing an assembler

2014-11-14 14:08:00 +00:00

Processors.td

…

R600ClauseMergePass.cpp

…

R600ControlFlowFinalizer.cpp

…

R600Defines.h

…

R600EmitClauseMarkers.cpp

…

R600ExpandSpecialInstrs.cpp

…

R600InstrFormats.td

R600/SI: Start implementing an assembler

2014-11-14 14:08:00 +00:00

R600InstrInfo.cpp

…

R600InstrInfo.h

…

R600Instructions.td

R600/SI: Start implementing an assembler

2014-11-14 14:08:00 +00:00

R600Intrinsics.td

…

R600ISelLowering.cpp

R600: Factor i64 UDIVREM lowering into its own fuction

2014-11-15 01:07:53 +00:00

R600ISelLowering.h

…

R600MachineFunctionInfo.cpp

…

R600MachineFunctionInfo.h

…

R600MachineScheduler.cpp

…

R600MachineScheduler.h

…

R600OptimizeVectorRegisters.cpp

…

R600Packetizer.cpp

…

R600RegisterInfo.cpp

…

R600RegisterInfo.h

…

R600RegisterInfo.td

…

R600Schedule.td

…

R600TextureIntrinsicsReplacer.cpp

…

R700Instructions.td

…

SIAnnotateControlFlow.cpp

…

SIDefines.h

…

SIFixSGPRCopies.cpp

R600/SI: Assume SIFixSGPRCopies makes changes

2014-11-17 21:11:34 +00:00

SIFixSGPRLiveRanges.cpp

…

SIInsertWaits.cpp

…

SIInstrFormats.td

R600/SI: Start implementing an assembler

2014-11-14 14:08:00 +00:00

SIInstrInfo.cpp

R600/SI: Don't copy flags when extracting subreg

2014-11-17 21:11:37 +00:00

SIInstrInfo.h

R600/SI: Use S_BFE_I64 for 64-bit sext_inreg

2014-11-14 18:18:16 +00:00

SIInstrInfo.td

R600/SI: Use S_BFE_I64 for 64-bit sext_inreg

2014-11-14 18:18:16 +00:00

SIInstructions.td

R600/SI: Mark s_movk_i32 as rematerializable

2014-11-14 20:43:28 +00:00

SIIntrinsics.td

…

SIISelLowering.cpp

R600/SI: Make sure resource descriptors are always stored in SGPRs

2014-11-18 20:39:39 +00:00

SIISelLowering.h

R600/SI: Combine min3/max3 instructions

2014-11-14 20:08:52 +00:00

SILoadStoreOptimizer.cpp

Work around bugs in MSVC "14" CTP 3's conversion logic

2014-10-31 23:19:46 +00:00

SILowerControlFlow.cpp

R600/SI: Use s_movk_i32

2014-11-13 20:44:23 +00:00

SILowerI1Copies.cpp

R600/SI: Fix verifier error from a branch on IMPLICIT_DEF

2014-11-14 18:43:41 +00:00

SIMachineFunctionInfo.cpp

…

SIMachineFunctionInfo.h

…

SIRegisterInfo.cpp

R600/SI: Fix spilling of m0 register

2014-11-14 20:43:26 +00:00

SIRegisterInfo.h

…

SIRegisterInfo.td

R600/SI: Fix assembly names for exec_hi and exec_lo

2014-11-14 14:08:04 +00:00

SISchedule.td

…

SIShrinkInstructions.cpp

R600/SI: Use s_movk_i32

2014-11-13 20:44:23 +00:00

SITypeRewriter.cpp

Revert "IR: MDNode => Value"

2014-11-11 21:30:22 +00:00