mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-29 13:29:28 +00:00
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209577 91177308-0d34-0410-b5e6-96231b3b80d8
83 lines
3.3 KiB
LLVM
83 lines
3.3 KiB
LLVM
; RUN: llc -march arm64 < %s | FileCheck %s
|
|
; rdar://13452552
|
|
; ModuleID = 'reduced_test.ll'
|
|
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-n32:64-S128"
|
|
target triple = "arm64-apple-ios3.0.0"
|
|
|
|
@block = common global i8* null, align 8
|
|
|
|
define zeroext i8 @fullGtU(i32 %i1, i32 %i2) {
|
|
; CHECK: fullGtU
|
|
; CHECK: adrp [[PAGE:x[0-9]+]], _block@GOTPAGE
|
|
; CHECK: ldr [[ADDR:x[0-9]+]], {{\[}}[[PAGE]], _block@GOTPAGEOFF]
|
|
; CHECK-NEXT: ldr [[BLOCKBASE:x[0-9]+]], {{\[}}[[ADDR]]]
|
|
; CHECK-NEXT: ldrb [[BLOCKVAL1:w[0-9]+]], {{\[}}[[BLOCKBASE]], w0, sxtw]
|
|
; CHECK-NEXT: ldrb [[BLOCKVAL2:w[0-9]+]], {{\[}}[[BLOCKBASE]], w1, sxtw]
|
|
; CHECK-NEXT cmp [[BLOCKVAL1]], [[BLOCKVAL2]]
|
|
; CHECK-NEXT b.ne
|
|
; Next BB
|
|
; CHECK: add [[BLOCKBASE2:x[0-9]+]], [[BLOCKBASE]], w1, sxtw
|
|
; CHECK-NEXT: add [[BLOCKBASE1:x[0-9]+]], [[BLOCKBASE]], w0, sxtw
|
|
; CHECK-NEXT: ldrb [[LOADEDVAL1:w[0-9]+]], {{\[}}[[BLOCKBASE1]], #1]
|
|
; CHECK-NEXT: ldrb [[LOADEDVAL2:w[0-9]+]], {{\[}}[[BLOCKBASE2]], #1]
|
|
; CHECK-NEXT: cmp [[LOADEDVAL1]], [[LOADEDVAL2]]
|
|
; CHECK-NEXT: b.ne
|
|
; Next BB
|
|
; CHECK: ldrb [[LOADEDVAL3:w[0-9]+]], {{\[}}[[BLOCKBASE1]], #2]
|
|
; CHECK-NEXT: ldrb [[LOADEDVAL4:w[0-9]+]], {{\[}}[[BLOCKBASE2]], #2]
|
|
; CHECK-NEXT: cmp [[LOADEDVAL3]], [[LOADEDVAL4]]
|
|
entry:
|
|
%idxprom = sext i32 %i1 to i64
|
|
%tmp = load i8** @block, align 8
|
|
%arrayidx = getelementptr inbounds i8* %tmp, i64 %idxprom
|
|
%tmp1 = load i8* %arrayidx, align 1
|
|
%idxprom1 = sext i32 %i2 to i64
|
|
%arrayidx2 = getelementptr inbounds i8* %tmp, i64 %idxprom1
|
|
%tmp2 = load i8* %arrayidx2, align 1
|
|
%cmp = icmp eq i8 %tmp1, %tmp2
|
|
br i1 %cmp, label %if.end, label %if.then
|
|
|
|
if.then: ; preds = %entry
|
|
%cmp7 = icmp ugt i8 %tmp1, %tmp2
|
|
%conv9 = zext i1 %cmp7 to i8
|
|
br label %return
|
|
|
|
if.end: ; preds = %entry
|
|
%inc = add nsw i32 %i1, 1
|
|
%inc10 = add nsw i32 %i2, 1
|
|
%idxprom11 = sext i32 %inc to i64
|
|
%arrayidx12 = getelementptr inbounds i8* %tmp, i64 %idxprom11
|
|
%tmp3 = load i8* %arrayidx12, align 1
|
|
%idxprom13 = sext i32 %inc10 to i64
|
|
%arrayidx14 = getelementptr inbounds i8* %tmp, i64 %idxprom13
|
|
%tmp4 = load i8* %arrayidx14, align 1
|
|
%cmp17 = icmp eq i8 %tmp3, %tmp4
|
|
br i1 %cmp17, label %if.end25, label %if.then19
|
|
|
|
if.then19: ; preds = %if.end
|
|
%cmp22 = icmp ugt i8 %tmp3, %tmp4
|
|
%conv24 = zext i1 %cmp22 to i8
|
|
br label %return
|
|
|
|
if.end25: ; preds = %if.end
|
|
%inc26 = add nsw i32 %i1, 2
|
|
%inc27 = add nsw i32 %i2, 2
|
|
%idxprom28 = sext i32 %inc26 to i64
|
|
%arrayidx29 = getelementptr inbounds i8* %tmp, i64 %idxprom28
|
|
%tmp5 = load i8* %arrayidx29, align 1
|
|
%idxprom30 = sext i32 %inc27 to i64
|
|
%arrayidx31 = getelementptr inbounds i8* %tmp, i64 %idxprom30
|
|
%tmp6 = load i8* %arrayidx31, align 1
|
|
%cmp34 = icmp eq i8 %tmp5, %tmp6
|
|
br i1 %cmp34, label %return, label %if.then36
|
|
|
|
if.then36: ; preds = %if.end25
|
|
%cmp39 = icmp ugt i8 %tmp5, %tmp6
|
|
%conv41 = zext i1 %cmp39 to i8
|
|
br label %return
|
|
|
|
return: ; preds = %if.then36, %if.end25, %if.then19, %if.then
|
|
%retval.0 = phi i8 [ %conv9, %if.then ], [ %conv24, %if.then19 ], [ %conv41, %if.then36 ], [ 0, %if.end25 ]
|
|
ret i8 %retval.0
|
|
}
|