mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-30 03:29:23 +00:00
8d7d2e1238
This new disassembler can correctly decode all the testcases that the old one did, though some "expected failure" testcases are XFAIL'd for now because it is not (yet) as strict in operand checking as the old one was. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137144 91177308-0d34-0410-b5e6-96231b3b80d8
26 lines
948 B
Makefile
26 lines
948 B
Makefile
##===- lib/Target/ARM/Makefile -----------------------------*- Makefile -*-===##
|
|
#
|
|
# The LLVM Compiler Infrastructure
|
|
#
|
|
# This file is distributed under the University of Illinois Open Source
|
|
# License. See LICENSE.TXT for details.
|
|
#
|
|
##===----------------------------------------------------------------------===##
|
|
|
|
LEVEL = ../../..
|
|
LIBRARYNAME = LLVMARMCodeGen
|
|
TARGET = ARM
|
|
|
|
# Make sure that tblgen is run, first thing.
|
|
BUILT_SOURCES = ARMGenRegisterInfo.inc ARMGenInstrInfo.inc \
|
|
ARMGenAsmWriter.inc ARMGenAsmMatcher.inc \
|
|
ARMGenDAGISel.inc ARMGenSubtargetInfo.inc \
|
|
ARMGenCodeEmitter.inc ARMGenCallingConv.inc \
|
|
ARMGenDecoderTables.inc ARMGenEDInfo.inc \
|
|
ARMGenFastISel.inc ARMGenMCCodeEmitter.inc \
|
|
ARMGenMCPseudoLowering.inc ARMGenDisassemblerTables.inc
|
|
|
|
DIRS = InstPrinter AsmParser Disassembler TargetInfo MCTargetDesc
|
|
|
|
include $(LEVEL)/Makefile.common
|