mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
24f0469865
This patch adds support for the following new instructions in the Power ISA 2.07: vpksdss vpksdus vpkudus vpkudum vupkhsw vupklsw These instructions are available through the vec_packs, vec_packsu, vec_unpackh, and vec_unpackl built-in interfaces. These are lane-sensitive instructions, so the built-ins have different implementations for big- and little-endian, and the instructions must be marked as killing the vector swap optimization for now. The first three instructions perform saturating pack operations. The fourth performs a modulo pack operation, which means it can be represented with a vector shuffle, and conversely the appropriate vector shuffles may cause this instruction to be generated. The other instructions are only generated via built-in support for now. Appropriate tests have been added. There is a companion patch to clang for the rest of this support. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@237499 91177308-0d34-0410-b5e6-96231b3b80d8 |
||
---|---|---|
.. | ||
dcbt.s | ||
deprecated-p7.s | ||
htm.s | ||
lcomm.s | ||
lit.local.cfg | ||
ppc32-ba.s | ||
ppc64-abiversion.s | ||
ppc64-encoding-4xx.s | ||
ppc64-encoding-6xx.s | ||
ppc64-encoding-bookII.s | ||
ppc64-encoding-bookIII.s | ||
ppc64-encoding-e500.s | ||
ppc64-encoding-ext.s | ||
ppc64-encoding-fp.s | ||
ppc64-encoding-p8vector.s | ||
ppc64-encoding-spe.s | ||
ppc64-encoding-vmx.s | ||
ppc64-encoding.s | ||
ppc64-errors.s | ||
ppc64-fixup-apply.s | ||
ppc64-fixup-explicit.s | ||
ppc64-fixups.s | ||
ppc64-initial-cfa.s | ||
ppc64-localentry-error1.s | ||
ppc64-localentry-error2.s | ||
ppc64-localentry.s | ||
ppc64-operands.s | ||
ppc64-regs.s | ||
ppc64-relocs-01.s | ||
ppc64-tls-relocs-01.s | ||
ppc-llong.s | ||
ppc-machine.s | ||
ppc-nop.s | ||
ppc-reloc.s | ||
ppc-word.s | ||
qpx.s | ||
tls-gd-obj.s | ||
tls-ie-obj.s | ||
tls-ld-obj.s | ||
vsx.s |