mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-24 23:29:41 +00:00
34ad085eec
Summary: Expand list of supported targets for Mips to include mips32 r1. Previously it only include r2. More patches are coming where there is a difference but in the current patches as pushed upstream, r1 and r2 are equivalent. Test Plan: simplestorefp1.ll add new build bots at mips to test this flavor at both -O0 and -O2 Reviewers: dsanders Reviewed By: dsanders Differential Revision: http://reviews.llvm.org/D5306 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@217821 91177308-0d34-0410-b5e6-96231b3b80d8
68 lines
2.1 KiB
LLVM
68 lines
2.1 KiB
LLVM
; RUN: llc -march=mipsel -relocation-model=pic -O0 -mips-fast-isel -fast-isel-abort -mcpu=mips32r2 \
|
|
; RUN: < %s | FileCheck %s
|
|
; RUN: llc -march=mipsel -relocation-model=pic -O0 -mips-fast-isel -fast-isel-abort -mcpu=mips32 \
|
|
; RUN: < %s | FileCheck %s
|
|
|
|
@ijk = external global i32
|
|
|
|
; Function Attrs: nounwind
|
|
define void @si2_1() #0 {
|
|
entry:
|
|
store i32 32767, i32* @ijk, align 4
|
|
; CHECK: .ent si2_1
|
|
; CHECK: addiu $[[REG1:[0-9]+]], $zero, 32767
|
|
; CHECK: lw $[[REG2:[0-9]+]], %got(ijk)(${{[0-9]+}})
|
|
; CHECK: sw $[[REG1]], 0($[[REG2]])
|
|
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: nounwind
|
|
define void @si2_2() #0 {
|
|
entry:
|
|
store i32 -32768, i32* @ijk, align 4
|
|
; CHECK: .ent si2_2
|
|
; CHECK: addiu $[[REG1:[0-9]+]], $zero, -32768
|
|
; CHECK: lw $[[REG2:[0-9]+]], %got(ijk)(${{[0-9]+}})
|
|
; CHECK: sw $[[REG1]], 0($[[REG2]])
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: nounwind
|
|
define void @ui2_1() #0 {
|
|
entry:
|
|
store i32 65535, i32* @ijk, align 4
|
|
; CHECK: .ent ui2_1
|
|
; CHECK: ori $[[REG1:[0-9]+]], $zero, 65535
|
|
; CHECK: lw $[[REG2:[0-9]+]], %got(ijk)(${{[0-9]+}})
|
|
; CHECK: sw $[[REG1]], 0($[[REG2]])
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: nounwind
|
|
define void @ui4_1() #0 {
|
|
entry:
|
|
store i32 983040, i32* @ijk, align 4
|
|
; CHECK: .ent ui4_1
|
|
; CHECK: lui $[[REG1:[0-9]+]], 15
|
|
; CHECK: lw $[[REG2:[0-9]+]], %got(ijk)(${{[0-9]+}})
|
|
; CHECK: sw $[[REG1]], 0($[[REG2]])
|
|
ret void
|
|
}
|
|
|
|
; Function Attrs: nounwind
|
|
define void @ui4_2() #0 {
|
|
entry:
|
|
store i32 719566, i32* @ijk, align 4
|
|
; CHECK: .ent ui4_2
|
|
; CHECK: lui $[[REG1:[0-9]+]], 10
|
|
; CHECK: ori $[[REG1]], $[[REG1]], 64206
|
|
; CHECK: lw $[[REG2:[0-9]+]], %got(ijk)(${{[0-9]+}})
|
|
; CHECK: sw $[[REG1]], 0($[[REG2]])
|
|
ret void
|
|
}
|
|
|
|
attributes #0 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
|
|
|
|
|