.. |
ARM
|
Use VLD1 in NEON extenting-load patterns instead of VLDR.
|
2012-04-26 08:46:29 +00:00 |
CellSPU
|
Flip the new block-placement pass to be on by default.
|
2012-04-16 13:49:17 +00:00 |
CPP
|
Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnu
|
2012-03-25 09:02:19 +00:00 |
Generic
|
Move to X86 directory because this fails on non-X86 platforms.
|
2012-04-16 16:38:48 +00:00 |
Hexagon
|
Revert r155365, r155366, and r155367. All three of these have regression
|
2012-04-23 18:25:57 +00:00 |
MBlaze
|
Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnu
|
2012-03-25 09:02:19 +00:00 |
Mips
|
Do not use $gp as a dedicated global register if the target ABI is not O32.
|
2012-04-25 01:24:52 +00:00 |
MSP430
|
Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnu
|
2012-03-25 09:02:19 +00:00 |
PowerPC
|
Remove dead SD nodes after the combining pass. Fixes PR12201.
|
2012-04-16 03:33:22 +00:00 |
PTX
|
Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnu
|
2012-03-25 09:02:19 +00:00 |
SPARC
|
Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnu
|
2012-03-25 09:02:19 +00:00 |
Thumb
|
- thumbv6 shouldn't imply +thumb2. Cortex-M0 doesn't suppport 32-bit Thumb2
|
2012-04-27 01:27:19 +00:00 |
Thumb2
|
If triple is armv7 / thumbv7 and a CPU is specified, do not automatically assume
|
2012-04-26 01:13:36 +00:00 |
X86
|
Fix the SD scheduler to avoid gluing the same node twice.
|
2012-04-26 21:48:25 +00:00 |
XCore
|
Flip the new block-placement pass to be on by default.
|
2012-04-16 13:49:17 +00:00 |