mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-04 22:07:27 +00:00
276365dd4b
be the first encoded as the first feature. It then uses the CPU name to look up features / scheduling itineray even though clients know full well the CPU name being used to query these properties. The fix is to just have the clients explictly pass the CPU name! git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134127 91177308-0d34-0410-b5e6-96231b3b80d8
80 lines
2.6 KiB
C++
80 lines
2.6 KiB
C++
//===-- SparcTargetMachine.h - Define TargetMachine for Sparc ---*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the Sparc specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef SPARCTARGETMACHINE_H
|
|
#define SPARCTARGETMACHINE_H
|
|
|
|
#include "SparcInstrInfo.h"
|
|
#include "SparcISelLowering.h"
|
|
#include "SparcFrameLowering.h"
|
|
#include "SparcSelectionDAGInfo.h"
|
|
#include "SparcSubtarget.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "llvm/Target/TargetData.h"
|
|
#include "llvm/Target/TargetFrameLowering.h"
|
|
|
|
namespace llvm {
|
|
|
|
class SparcTargetMachine : public LLVMTargetMachine {
|
|
SparcSubtarget Subtarget;
|
|
const TargetData DataLayout; // Calculates type size & alignment
|
|
SparcTargetLowering TLInfo;
|
|
SparcSelectionDAGInfo TSInfo;
|
|
SparcInstrInfo InstrInfo;
|
|
SparcFrameLowering FrameLowering;
|
|
public:
|
|
SparcTargetMachine(const Target &T, const std::string &TT,
|
|
const std::string &CPU, const std::string &FS,
|
|
bool is64bit);
|
|
|
|
virtual const SparcInstrInfo *getInstrInfo() const { return &InstrInfo; }
|
|
virtual const TargetFrameLowering *getFrameLowering() const {
|
|
return &FrameLowering;
|
|
}
|
|
virtual const SparcSubtarget *getSubtargetImpl() const{ return &Subtarget; }
|
|
virtual const SparcRegisterInfo *getRegisterInfo() const {
|
|
return &InstrInfo.getRegisterInfo();
|
|
}
|
|
virtual const SparcTargetLowering* getTargetLowering() const {
|
|
return &TLInfo;
|
|
}
|
|
virtual const SparcSelectionDAGInfo* getSelectionDAGInfo() const {
|
|
return &TSInfo;
|
|
}
|
|
virtual const TargetData *getTargetData() const { return &DataLayout; }
|
|
|
|
// Pass Pipeline Configuration
|
|
virtual bool addInstSelector(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
|
|
virtual bool addPreEmitPass(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
|
|
};
|
|
|
|
/// SparcV8TargetMachine - Sparc 32-bit target machine
|
|
///
|
|
class SparcV8TargetMachine : public SparcTargetMachine {
|
|
public:
|
|
SparcV8TargetMachine(const Target &T, const std::string &TT,
|
|
const std::string &CPU, const std::string &FS);
|
|
};
|
|
|
|
/// SparcV9TargetMachine - Sparc 64-bit target machine
|
|
///
|
|
class SparcV9TargetMachine : public SparcTargetMachine {
|
|
public:
|
|
SparcV9TargetMachine(const Target &T, const std::string &TT,
|
|
const std::string &CPU, const std::string &FS);
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|