mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-21 02:29:22 +00:00
a703f676f7
Add support for resolving MIPS64r2 and MIPS64r6 relocations in MCJIT. Patch by Vladimir Radosavljevic. Differential Revision: http://reviews.llvm.org/D9667 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@238424 91177308-0d34-0410-b5e6-96231b3b80d8
32 lines
1.0 KiB
C++
32 lines
1.0 KiB
C++
//===-- MipsTargetInfo.cpp - Mips Target Implementation -------------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "Mips.h"
|
|
#include "llvm/IR/Module.h"
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
using namespace llvm;
|
|
|
|
Target llvm::TheMipsTarget, llvm::TheMipselTarget;
|
|
Target llvm::TheMips64Target, llvm::TheMips64elTarget;
|
|
|
|
extern "C" void LLVMInitializeMipsTargetInfo() {
|
|
RegisterTarget<Triple::mips,
|
|
/*HasJIT=*/true> X(TheMipsTarget, "mips", "Mips");
|
|
|
|
RegisterTarget<Triple::mipsel,
|
|
/*HasJIT=*/true> Y(TheMipselTarget, "mipsel", "Mipsel");
|
|
|
|
RegisterTarget<Triple::mips64,
|
|
/*HasJIT=*/true> A(TheMips64Target, "mips64", "Mips64 [experimental]");
|
|
|
|
RegisterTarget<Triple::mips64el,
|
|
/*HasJIT=*/true> B(TheMips64elTarget,
|
|
"mips64el", "Mips64el [experimental]");
|
|
}
|