.. |
CallingConvLower.cpp
|
Remove attribution from file headers, per discussion on llvmdev.
|
2007-12-29 20:36:04 +00:00 |
DAGCombiner.cpp
|
Make load->store deletion a bit smarter. This allows us to compile this:
|
2008-01-08 23:08:06 +00:00 |
LegalizeDAG.cpp
|
Output sinl for a long double FSIN node, not sin.
|
2008-01-10 10:28:30 +00:00 |
LegalizeTypes.cpp
|
Remove attribution from file headers, per discussion on llvmdev.
|
2007-12-29 20:36:04 +00:00 |
LegalizeTypes.h
|
Remove attribution from file headers, per discussion on llvmdev.
|
2007-12-29 20:36:04 +00:00 |
LegalizeTypesExpand.cpp
|
Remove attribution from file headers, per discussion on llvmdev.
|
2007-12-29 20:36:04 +00:00 |
LegalizeTypesPromote.cpp
|
Remove attribution from file headers, per discussion on llvmdev.
|
2007-12-29 20:36:04 +00:00 |
LegalizeTypesScalarize.cpp
|
Remove attribution from file headers, per discussion on llvmdev.
|
2007-12-29 20:36:04 +00:00 |
LegalizeTypesSplit.cpp
|
Remove attribution from file headers, per discussion on llvmdev.
|
2007-12-29 20:36:04 +00:00 |
Makefile
|
|
|
ScheduleDAG.cpp
|
rename TargetInstrDescriptor -> TargetInstrDesc.
|
2008-01-07 07:27:27 +00:00 |
ScheduleDAGList.cpp
|
Rename SSARegMap -> MachineRegisterInfo in keeping with the idea
|
2007-12-31 04:13:23 +00:00 |
ScheduleDAGRRList.cpp
|
Special copy SUnit's do not have SDNode's.
|
2008-01-09 23:01:55 +00:00 |
SelectionDAG.cpp
|
Move a bunch more accessors from TargetInstrInfo to TargetInstrDescriptor
|
2008-01-07 03:13:06 +00:00 |
SelectionDAGISel.cpp
|
Remove the assumption that byval has been applied to
|
2008-01-13 21:19:59 +00:00 |
SelectionDAGPrinter.cpp
|
Remove attribution from file headers, per discussion on llvmdev.
|
2007-12-29 20:36:04 +00:00 |
TargetLowering.cpp
|
Output sinl for a long double FSIN node, not sin.
|
2008-01-10 10:28:30 +00:00 |