mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 18:29:46 +00:00
When we multiply two 64-bit vectors, we extract lower and upper part and use the PMULUDQ instruction. When one of the operands is a constant, the upper part may be zero, we know this at compile time. Example: %a = mul <4 x i64> %b, <4 x i64> < i64 5, i64 5, i64 5, i64 5>. I'm checking the value of the upper part and prevent redundant "multiply", "shift" and "add" operations. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@239802 91177308-0d34-0410-b5e6-96231b3b80d8
280 lines
9.0 KiB
LLVM
280 lines
9.0 KiB
LLVM
; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s --check-prefix=ALL --check-prefix=SSE2
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=sse4.1 | FileCheck %s --check-prefix=ALL --check-prefix=SSE41
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mcpu=core-avx2 | FileCheck %s --check-prefix=AVX2
|
|
|
|
define <16 x i8> @mul8c(<16 x i8> %i) nounwind {
|
|
; SSE2-LABEL: mul8c:
|
|
; SSE2: # BB#0: # %entry
|
|
; SSE2-NEXT: movdqa {{.*#+}} xmm1 = [117,117,117,117,117,117,117,117,117,117,117,117,117,117,117,117]
|
|
; SSE2-NEXT: psraw $8, %xmm1
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm2
|
|
; SSE2-NEXT: punpckhbw {{.*#+}} xmm2 = xmm2[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15]
|
|
; SSE2-NEXT: psraw $8, %xmm2
|
|
; SSE2-NEXT: pmullw %xmm1, %xmm2
|
|
; SSE2-NEXT: movdqa {{.*#+}} xmm3 = [255,255,255,255,255,255,255,255]
|
|
; SSE2-NEXT: pand %xmm3, %xmm2
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: psraw $8, %xmm0
|
|
; SSE2-NEXT: pmullw %xmm1, %xmm0
|
|
; SSE2-NEXT: pand %xmm3, %xmm0
|
|
; SSE2-NEXT: packuswb %xmm2, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: mul8c:
|
|
; SSE41: # BB#0: # %entry
|
|
; SSE41-NEXT: pmovsxbw %xmm0, %xmm1
|
|
; SSE41-NEXT: pmovsxbw {{.*}}(%rip), %xmm2
|
|
; SSE41-NEXT: pmullw %xmm2, %xmm1
|
|
; SSE41-NEXT: movdqa {{.*#+}} xmm3 = [255,255,255,255,255,255,255,255]
|
|
; SSE41-NEXT: pand %xmm3, %xmm1
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxbw %xmm0, %xmm0
|
|
; SSE41-NEXT: pmullw %xmm2, %xmm0
|
|
; SSE41-NEXT: pand %xmm3, %xmm0
|
|
; SSE41-NEXT: packuswb %xmm0, %xmm1
|
|
; SSE41-NEXT: movdqa %xmm1, %xmm0
|
|
; SSE41-NEXT: retq
|
|
entry:
|
|
%A = mul <16 x i8> %i, < i8 117, i8 117, i8 117, i8 117, i8 117, i8 117, i8 117, i8 117, i8 117, i8 117, i8 117, i8 117, i8 117, i8 117, i8 117, i8 117 >
|
|
ret <16 x i8> %A
|
|
}
|
|
|
|
define <8 x i16> @mul16c(<8 x i16> %i) nounwind {
|
|
; ALL-LABEL: mul16c:
|
|
; ALL: # BB#0: # %entry
|
|
; ALL-NEXT: pmullw {{.*}}(%rip), %xmm0
|
|
; ALL-NEXT: retq
|
|
entry:
|
|
%A = mul <8 x i16> %i, < i16 117, i16 117, i16 117, i16 117, i16 117, i16 117, i16 117, i16 117 >
|
|
ret <8 x i16> %A
|
|
}
|
|
|
|
define <4 x i32> @a(<4 x i32> %i) nounwind {
|
|
; SSE2-LABEL: a:
|
|
; SSE2: # BB#0: # %entry
|
|
; SSE2-NEXT: movdqa {{.*#+}} xmm1 = [117,117,117,117]
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm2 = xmm0[1,1,3,3]
|
|
; SSE2-NEXT: pmuludq %xmm1, %xmm0
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,2,2,3]
|
|
; SSE2-NEXT: pmuludq %xmm1, %xmm2
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm2[0,2,2,3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: a:
|
|
; SSE41: # BB#0: # %entry
|
|
; SSE41-NEXT: pmulld {{.*}}(%rip), %xmm0
|
|
; SSE41-NEXT: retq
|
|
entry:
|
|
%A = mul <4 x i32> %i, < i32 117, i32 117, i32 117, i32 117 >
|
|
ret <4 x i32> %A
|
|
}
|
|
|
|
define <2 x i64> @b(<2 x i64> %i) nounwind {
|
|
; ALL-LABEL: b:
|
|
; ALL: # BB#0: # %entry
|
|
; ALL-NEXT: movdqa {{.*#+}} xmm1 = [117,117]
|
|
; ALL-NEXT: movdqa %xmm0, %xmm2
|
|
; ALL-NEXT: pmuludq %xmm1, %xmm2
|
|
; ALL-NEXT: psrlq $32, %xmm0
|
|
; ALL-NEXT: pmuludq %xmm1, %xmm0
|
|
; ALL-NEXT: psllq $32, %xmm0
|
|
; ALL-NEXT: paddq %xmm2, %xmm0
|
|
; ALL-NEXT: retq
|
|
entry:
|
|
%A = mul <2 x i64> %i, < i64 117, i64 117 >
|
|
ret <2 x i64> %A
|
|
}
|
|
|
|
define <16 x i8> @mul8(<16 x i8> %i, <16 x i8> %j) nounwind {
|
|
; SSE2-LABEL: mul8:
|
|
; SSE2: # BB#0: # %entry
|
|
; SSE2-NEXT: movdqa %xmm1, %xmm2
|
|
; SSE2-NEXT: punpckhbw {{.*#+}} xmm2 = xmm2[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15]
|
|
; SSE2-NEXT: psraw $8, %xmm2
|
|
; SSE2-NEXT: movdqa %xmm0, %xmm3
|
|
; SSE2-NEXT: punpckhbw {{.*#+}} xmm3 = xmm3[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15]
|
|
; SSE2-NEXT: psraw $8, %xmm3
|
|
; SSE2-NEXT: pmullw %xmm2, %xmm3
|
|
; SSE2-NEXT: movdqa {{.*#+}} xmm2 = [255,255,255,255,255,255,255,255]
|
|
; SSE2-NEXT: pand %xmm2, %xmm3
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: psraw $8, %xmm1
|
|
; SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7]
|
|
; SSE2-NEXT: psraw $8, %xmm0
|
|
; SSE2-NEXT: pmullw %xmm1, %xmm0
|
|
; SSE2-NEXT: pand %xmm2, %xmm0
|
|
; SSE2-NEXT: packuswb %xmm3, %xmm0
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: mul8:
|
|
; SSE41: # BB#0: # %entry
|
|
; SSE41-NEXT: pmovsxbw %xmm1, %xmm3
|
|
; SSE41-NEXT: pmovsxbw %xmm0, %xmm2
|
|
; SSE41-NEXT: pmullw %xmm3, %xmm2
|
|
; SSE41-NEXT: movdqa {{.*#+}} xmm3 = [255,255,255,255,255,255,255,255]
|
|
; SSE41-NEXT: pand %xmm3, %xmm2
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm1 = xmm1[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxbw %xmm1, %xmm1
|
|
; SSE41-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,3,0,1]
|
|
; SSE41-NEXT: pmovsxbw %xmm0, %xmm0
|
|
; SSE41-NEXT: pmullw %xmm1, %xmm0
|
|
; SSE41-NEXT: pand %xmm3, %xmm0
|
|
; SSE41-NEXT: packuswb %xmm0, %xmm2
|
|
; SSE41-NEXT: movdqa %xmm2, %xmm0
|
|
; SSE41-NEXT: retq
|
|
entry:
|
|
%A = mul <16 x i8> %i, %j
|
|
ret <16 x i8> %A
|
|
}
|
|
|
|
define <8 x i16> @mul16(<8 x i16> %i, <8 x i16> %j) nounwind {
|
|
; ALL-LABEL: mul16:
|
|
; ALL: # BB#0: # %entry
|
|
; ALL-NEXT: pmullw %xmm1, %xmm0
|
|
; ALL-NEXT: retq
|
|
entry:
|
|
%A = mul <8 x i16> %i, %j
|
|
ret <8 x i16> %A
|
|
}
|
|
|
|
define <4 x i32> @c(<4 x i32> %i, <4 x i32> %j) nounwind {
|
|
; SSE2-LABEL: c:
|
|
; SSE2: # BB#0: # %entry
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm2 = xmm0[1,1,3,3]
|
|
; SSE2-NEXT: pmuludq %xmm1, %xmm0
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,2,2,3]
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm1[1,1,3,3]
|
|
; SSE2-NEXT: pmuludq %xmm2, %xmm1
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm1[0,2,2,3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: c:
|
|
; SSE41: # BB#0: # %entry
|
|
; SSE41-NEXT: pmulld %xmm1, %xmm0
|
|
; SSE41-NEXT: retq
|
|
entry:
|
|
%A = mul <4 x i32> %i, %j
|
|
ret <4 x i32> %A
|
|
}
|
|
|
|
define <2 x i64> @d(<2 x i64> %i, <2 x i64> %j) nounwind {
|
|
; ALL-LABEL: d:
|
|
; ALL: # BB#0: # %entry
|
|
; ALL-NEXT: movdqa %xmm0, %xmm2
|
|
; ALL-NEXT: pmuludq %xmm1, %xmm2
|
|
; ALL-NEXT: movdqa %xmm1, %xmm3
|
|
; ALL-NEXT: psrlq $32, %xmm3
|
|
; ALL-NEXT: pmuludq %xmm0, %xmm3
|
|
; ALL-NEXT: psllq $32, %xmm3
|
|
; ALL-NEXT: paddq %xmm3, %xmm2
|
|
; ALL-NEXT: psrlq $32, %xmm0
|
|
; ALL-NEXT: pmuludq %xmm1, %xmm0
|
|
; ALL-NEXT: psllq $32, %xmm0
|
|
; ALL-NEXT: paddq %xmm2, %xmm0
|
|
; ALL-NEXT: retq
|
|
entry:
|
|
%A = mul <2 x i64> %i, %j
|
|
ret <2 x i64> %A
|
|
}
|
|
|
|
declare void @foo()
|
|
|
|
define <4 x i32> @e(<4 x i32> %i, <4 x i32> %j) nounwind {
|
|
; SSE2-LABEL: e:
|
|
; SSE2: # BB#0: # %entry
|
|
; SSE2-NEXT: subq $40, %rsp
|
|
; SSE2-NEXT: movaps %xmm1, {{[0-9]+}}(%rsp) # 16-byte Spill
|
|
; SSE2-NEXT: movaps %xmm0, (%rsp) # 16-byte Spill
|
|
; SSE2-NEXT: callq foo
|
|
; SSE2-NEXT: movdqa (%rsp), %xmm0 # 16-byte Reload
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm0[1,1,3,3]
|
|
; SSE2-NEXT: movdqa {{[0-9]+}}(%rsp), %xmm2 # 16-byte Reload
|
|
; SSE2-NEXT: pmuludq %xmm2, %xmm0
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,2,2,3]
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm2 = xmm2[1,1,3,3]
|
|
; SSE2-NEXT: pmuludq %xmm1, %xmm2
|
|
; SSE2-NEXT: pshufd {{.*#+}} xmm1 = xmm2[0,2,2,3]
|
|
; SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
|
|
; SSE2-NEXT: addq $40, %rsp
|
|
; SSE2-NEXT: retq
|
|
;
|
|
; SSE41-LABEL: e:
|
|
; SSE41: # BB#0: # %entry
|
|
; SSE41-NEXT: subq $40, %rsp
|
|
; SSE41-NEXT: movaps %xmm1, {{[0-9]+}}(%rsp) # 16-byte Spill
|
|
; SSE41-NEXT: movaps %xmm0, (%rsp) # 16-byte Spill
|
|
; SSE41-NEXT: callq foo
|
|
; SSE41-NEXT: movdqa (%rsp), %xmm0 # 16-byte Reload
|
|
; SSE41-NEXT: pmulld {{[0-9]+}}(%rsp), %xmm0 # 16-byte Folded Reload
|
|
; SSE41-NEXT: addq $40, %rsp
|
|
; SSE41-NEXT: retq
|
|
entry:
|
|
; Use a call to force spills.
|
|
call void @foo()
|
|
%A = mul <4 x i32> %i, %j
|
|
ret <4 x i32> %A
|
|
}
|
|
|
|
define <2 x i64> @f(<2 x i64> %i, <2 x i64> %j) nounwind {
|
|
; ALL-LABEL: f:
|
|
; ALL: # BB#0: # %entry
|
|
; ALL-NEXT: subq $40, %rsp
|
|
; ALL-NEXT: movaps %xmm1, {{[0-9]+}}(%rsp) # 16-byte Spill
|
|
; ALL-NEXT: movaps %xmm0, (%rsp) # 16-byte Spill
|
|
; ALL-NEXT: callq foo
|
|
; ALL-NEXT: movdqa (%rsp), %xmm0 # 16-byte Reload
|
|
; ALL-NEXT: movdqa %xmm0, %xmm2
|
|
; ALL-NEXT: movdqa {{[0-9]+}}(%rsp), %xmm3 # 16-byte Reload
|
|
; ALL-NEXT: pmuludq %xmm3, %xmm2
|
|
; ALL-NEXT: movdqa %xmm3, %xmm1
|
|
; ALL-NEXT: psrlq $32, %xmm1
|
|
; ALL-NEXT: pmuludq %xmm0, %xmm1
|
|
; ALL-NEXT: psllq $32, %xmm1
|
|
; ALL-NEXT: paddq %xmm1, %xmm2
|
|
; ALL-NEXT: psrlq $32, %xmm0
|
|
; ALL-NEXT: pmuludq %xmm3, %xmm0
|
|
; ALL-NEXT: psllq $32, %xmm0
|
|
; ALL-NEXT: paddq %xmm2, %xmm0
|
|
; ALL-NEXT: addq $40, %rsp
|
|
; ALL-NEXT: retq
|
|
entry:
|
|
; Use a call to force spills.
|
|
call void @foo()
|
|
%A = mul <2 x i64> %i, %j
|
|
ret <2 x i64> %A
|
|
}
|
|
|
|
define <4 x i64> @b1(<4 x i64> %i) nounwind {
|
|
; AVX2-LABEL: @b1
|
|
; AVX2: vpbroadcastq
|
|
; AVX2-NEXT: vpmuludq
|
|
; AVX2-NEXT: vpsrlq $32
|
|
; AVX2-NEXT: vpmuludq
|
|
; AVX2-NEXT: vpsllq $32
|
|
; AVX2-NEXT: vpaddq
|
|
; AVX2-NEXT: retq
|
|
entry:
|
|
%A = mul <4 x i64> %i, < i64 117, i64 117, i64 117, i64 117 >
|
|
ret <4 x i64> %A
|
|
}
|
|
|
|
define <4 x i64> @b2(<4 x i64> %i, <4 x i64> %j) nounwind {
|
|
; AVX2-LABEL: @b2
|
|
; AVX2: vpmuludq
|
|
; AVX2-NEXT: vpsrlq $32
|
|
; AVX2-NEXT: vpmuludq
|
|
; AVX2-NEXT: vpsllq $32
|
|
; AVX2-NEXT: vpaddq
|
|
; AVX2-NEXT: vpsrlq $32
|
|
; AVX2-NEXT: vpmuludq
|
|
; AVX2-NEXT: vpsllq $32
|
|
; AVX2-NEXT: vpaddq
|
|
; AVX2-NEXT: retq
|
|
entry:
|
|
%A = mul <4 x i64> %i, %j
|
|
ret <4 x i64> %A
|
|
}
|
|
|