mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-17 03:30:28 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
55 lines
1.4 KiB
LLVM
55 lines
1.4 KiB
LLVM
; RUN: llc < %s | FileCheck %s
|
|
|
|
target datalayout = "e-p:16:16:16-i8:8:8-i16:16:16-i32:16:32-n8:16"
|
|
target triple = "msp430---elf"
|
|
|
|
; Function Attrs: nounwind
|
|
define i16 @test(i16 %i) #0 {
|
|
entry:
|
|
; CHECK-LABEL: test:
|
|
%retval = alloca i16, align 2
|
|
%i.addr = alloca i16, align 2
|
|
store i16 %i, i16* %i.addr, align 2
|
|
%0 = load i16, i16* %i.addr, align 2
|
|
; CHECK: mov.w #2, r14
|
|
; CHECK: call #__mulhi3hw_noint
|
|
; CHECK: br .LJTI0_0(r15)
|
|
switch i16 %0, label %sw.default [
|
|
i16 0, label %sw.bb
|
|
i16 1, label %sw.bb1
|
|
i16 2, label %sw.bb2
|
|
i16 3, label %sw.bb3
|
|
]
|
|
|
|
sw.bb: ; preds = %entry
|
|
store i16 0, i16* %retval
|
|
br label %return
|
|
|
|
sw.bb1: ; preds = %entry
|
|
store i16 1, i16* %retval
|
|
br label %return
|
|
|
|
sw.bb2: ; preds = %entry
|
|
store i16 2, i16* %retval
|
|
br label %return
|
|
|
|
sw.bb3: ; preds = %entry
|
|
store i16 3, i16* %retval
|
|
br label %return
|
|
|
|
sw.default: ; preds = %entry
|
|
store i16 2, i16* %retval
|
|
br label %return
|
|
|
|
return: ; preds = %sw.default, %sw.bb3, %sw.bb2, %sw.bb1, %sw.bb
|
|
%1 = load i16, i16* %retval
|
|
ret i16 %1
|
|
; CHECK: ret
|
|
}
|
|
|
|
; CHECK: .LJTI0_0:
|
|
; CHECK-NEXT: .short .LBB0_2
|
|
; CHECK-NEXT: .short .LBB0_4
|
|
; CHECK-NEXT: .short .LBB0_3
|
|
; CHECK-NEXT: .short .LBB0_5
|