mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-10-06 14:57:41 +00:00
1f996fa36b
This is equivalent to the AMDGPUTargetMachine now, but it is the starting point for separating R600 and GCN functionality into separate targets. It is recommened that users start using the gcn triple for GCN-based GPUs, because using the r600 triple for these GPUs will be deprecated in the future. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225277 91177308-0d34-0410-b5e6-96231b3b80d8
30 lines
881 B
LLVM
30 lines
881 B
LLVM
; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI %s
|
|
|
|
; SI-LABEL: {{^}}br_i1_phi:
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0{{$}}
|
|
; SI: s_and_saveexec_b64
|
|
; SI: s_xor_b64
|
|
; SI: v_mov_b32_e32 [[REG]], -1{{$}}
|
|
; SI: v_cmp_ne_i32_e64 {{s\[[0-9]+:[0-9]+\]}}, [[REG]], 0
|
|
; SI: s_and_saveexec_b64
|
|
; SI: s_xor_b64
|
|
; SI: s_endpgm
|
|
define void @br_i1_phi(i32 %arg, i1 %arg1) #0 {
|
|
bb:
|
|
br i1 %arg1, label %bb2, label %bb3
|
|
|
|
bb2: ; preds = %bb
|
|
br label %bb3
|
|
|
|
bb3: ; preds = %bb2, %bb
|
|
%tmp = phi i1 [ true, %bb2 ], [ false, %bb ]
|
|
br i1 %tmp, label %bb4, label %bb6
|
|
|
|
bb4: ; preds = %bb3
|
|
%tmp5 = mul i32 undef, %arg
|
|
br label %bb6
|
|
|
|
bb6: ; preds = %bb4, %bb3
|
|
ret void
|
|
}
|