llvm-6502/lib/Target/Sparc
2007-01-29 22:58:52 +00:00
..
.cvsignore
DelaySlotFiller.cpp eliminate static ctors for Statistic objects. 2006-12-19 22:59:26 +00:00
FPMover.cpp eliminate static ctors for Statistic objects. 2006-12-19 22:59:26 +00:00
Makefile don't dist internal readme 2006-10-28 00:51:15 +00:00
README.txt
Sparc.h silence warnings 2006-11-03 01:11:05 +00:00
Sparc.td
SparcAsmPrinter.cpp Teach TargetData to handle 'preferred' alignment for each target, and use 2007-01-20 22:35:55 +00:00
SparcInstrFormats.td
SparcInstrInfo.cpp Change MachineInstr ctor's to take a TargetInstrDescriptor reference instead 2006-11-27 23:37:22 +00:00
SparcInstrInfo.h implement uncond branch insertion for sparc to fix regressions from last night 2006-10-24 16:39:19 +00:00
SparcInstrInfo.td remove redundant/dead vars 2006-11-03 23:47:20 +00:00
SparcISelDAGToDAG.cpp Finish off bug 680, allowing targets to custom lower frame and return 2007-01-29 22:58:52 +00:00
SparcRegisterInfo.cpp hasFP() is now a virtual method of MRegisterInfo. 2007-01-23 00:57:47 +00:00
SparcRegisterInfo.h hasFP() is now a virtual method of MRegisterInfo. 2007-01-23 00:57:47 +00:00
SparcRegisterInfo.td
SparcSubtarget.cpp
SparcSubtarget.h
SparcTargetAsmInfo.cpp
SparcTargetAsmInfo.h
SparcTargetMachine.cpp What should be the last unnecessary <iostream>s in the library. 2006-12-07 22:21:48 +00:00
SparcTargetMachine.h

To-do
-----

* Keep the address of the constant pool in a register instead of forming its
  address all of the time.
* We can fold small constant offsets into the %hi/%lo references to constant
  pool addresses as well.
* When in V9 mode, register allocate %icc[0-3].
* Emit the 'Branch on Integer Register with Prediction' instructions.  It's
  not clear how to write a pattern for this though:

float %t1(int %a, int* %p) {
        %C = seteq int %a, 0
        br bool %C, label %T, label %F
T:
        store int 123, int* %p
        br label %F
F:
        ret float undef
}

codegens to this:

t1:
        save -96, %o6, %o6
1)      subcc %i0, 0, %l0
1)      bne .LBBt1_2    ! F
        nop
.LBBt1_1:       ! T
        or %g0, 123, %l0
        st %l0, [%i1]
.LBBt1_2:       ! F
        restore %g0, %g0, %g0
        retl
        nop

1) should be replaced with a brz in V9 mode.

* Same as above, but emit conditional move on register zero (p192) in V9 
  mode.  Testcase:

int %t1(int %a, int %b) {
        %C = seteq int %a, 0
        %D = select bool %C, int %a, int %b
        ret int %D
}

* Emit MULX/[SU]DIVX instructions in V9 mode instead of fiddling 
  with the Y register, if they are faster.

* Codegen bswap(load)/store(bswap) -> load/store ASI

* Implement frame pointer elimination, e.g. eliminate save/restore for 
  leaf fns.
* Fill delay slots