llvm-6502/test/CodeGen/PowerPC/sdiv-pow2.ll
Hal Finkel 775294d183 [PowerPC] Don't attempt a 64-bit pow2 division on PPC32
In r224033, in moving the signed power-of-2 division expansion into
BuildSDIVPow2, I accidentally made it possible to attempt the lowering for a
64-bit division on PPC32. This later asserts.

Fixes PR21928.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@224758 91177308-0d34-0410-b5e6-96231b3b80d8
2014-12-23 08:38:50 +00:00

68 lines
1.4 KiB
LLVM

; RUN: llc -mcpu=ppc64 < %s | FileCheck %s
; RUN: llc -mtriple=powerpc-unknown-linux-gnu -mcpu=ppc < %s | FileCheck -check-prefix=CHECK-32 %s
target datalayout = "E-m:e-i64:64-n32:64"
target triple = "powerpc64-unknown-linux-gnu"
; Function Attrs: nounwind readnone
define signext i32 @foo4(i32 signext %a) #0 {
entry:
%div = sdiv i32 %a, 8
ret i32 %div
; CHECK-LABEL @foo4
; CHECK: srawi [[REG1:[0-9]+]], 3, 3
; CHECK: addze [[REG2:[0-9]+]], [[REG1]]
; CHECK: extsw 3, [[REG2]]
; CHECK: blr
}
; Function Attrs: nounwind readnone
define i64 @foo8(i64 %a) #0 {
entry:
%div = sdiv i64 %a, 8
ret i64 %div
; CHECK-LABEL @foo8
; CHECK: sradi [[REG1:[0-9]+]], 3, 3
; CHECK: addze 3, [[REG1]]
; CHECK: blr
; CHECK-32-LABEL @foo8
; CHECK-32-NOT: sradi
; CHECK-32: blr
}
; Function Attrs: nounwind readnone
define signext i32 @foo4n(i32 signext %a) #0 {
entry:
%div = sdiv i32 %a, -8
ret i32 %div
; CHECK-LABEL: @foo4n
; CHECK: srawi [[REG1:[0-9]+]], 3, 3
; CHECK: addze [[REG2:[0-9]+]], [[REG1]]
; CHECK: neg [[REG3:[0-9]+]], [[REG2]]
; CHECK: extsw 3, [[REG3]]
; CHECK: blr
}
; Function Attrs: nounwind readnone
define i64 @foo8n(i64 %a) #0 {
entry:
%div = sdiv i64 %a, -8
ret i64 %div
; CHECK-LABEL: @foo8n
; CHECK: sradi [[REG1:[0-9]+]], 3, 3
; CHECK: addze [[REG2:[0-9]+]], [[REG1]]
; CHECK: neg 3, [[REG2]]
; CHECK: blr
; CHECK-32-LABEL @foo8n
; CHECK-32-NOT: sradi
; CHECK-32: blr
}
attributes #0 = { nounwind readnone }