.. |
CallingConvLower.cpp
|
Add "inreg" field to CallSDNode (doesn't increase
|
2008-09-26 19:31:26 +00:00 |
CMakeLists.txt
|
Experimental post-pass scheduling support. Post-pass scheduling
|
2008-11-19 23:18:57 +00:00 |
DAGCombiner.cpp
|
Fix PR3453 and probably a bunch of other potential
|
2009-02-01 18:06:53 +00:00 |
FastISel.cpp
|
Eliminate a couple of fields from TargetRegisterClass: SubRegClasses and SuperRegClasses. These are not necessary. Also eliminate getSubRegisterRegClass and getSuperRegisterRegClass. These are slow and their results can change if register file names change. Just use TargetLowering::getRegClassFor() to get the right TargetRegisterClass instead.
|
2009-01-22 09:10:11 +00:00 |
LegalizeDAG.cpp
|
More DebugLoc propagation. This should be everything
|
2009-02-02 22:49:46 +00:00 |
LegalizeFloatTypes.cpp
|
Remove trailing spaces.
|
2009-02-02 19:46:41 +00:00 |
LegalizeIntegerTypes.cpp
|
Remove trailing spaces.
|
2009-02-02 19:46:41 +00:00 |
LegalizeTypes.cpp
|
DebugLoc propagation. Done with file.
|
2009-01-31 20:01:02 +00:00 |
LegalizeTypes.h
|
Duncan's patch. Further to 64382. Takes care of illegal types for shift amount.
|
2009-02-02 17:19:39 +00:00 |
LegalizeTypesGeneric.cpp
|
Remove trailing spaces.
|
2009-02-02 19:46:41 +00:00 |
LegalizeVectorTypes.cpp
|
Preserve more SourceValue information.
|
2009-02-02 06:37:55 +00:00 |
Makefile
|
Removed trailing whitespace from Makefiles.
|
2009-01-09 16:44:42 +00:00 |
ScheduleDAGFast.cpp
|
Move a few containers out of ScheduleDAGInstrs::BuildSchedGraph
|
2009-01-15 19:20:50 +00:00 |
ScheduleDAGList.cpp
|
Initial hazard recognizer support in post-pass scheduling. This includes
|
2009-01-16 01:33:36 +00:00 |
ScheduleDAGRRList.cpp
|
Make a few things const, fix some comments, and simplify
|
2009-01-29 19:49:27 +00:00 |
ScheduleDAGSDNodes.cpp
|
CreateVirtualRegisters does trivial copy coalescing. If a node def is used by a single CopyToReg, it reuses the virtual register assigned to the CopyToReg. This won't work for SDNode that is a clone or is itself cloned. Disable this optimization for those nodes or it can end up with non-SSA machine instructions.
|
2009-01-16 20:57:18 +00:00 |
ScheduleDAGSDNodesEmit.cpp
|
Eliminate a couple of fields from TargetRegisterClass: SubRegClasses and SuperRegClasses. These are not necessary. Also eliminate getSubRegisterRegClass and getSuperRegisterRegClass. These are slow and their results can change if register file names change. Just use TargetLowering::getRegClassFor() to get the right TargetRegisterClass instead.
|
2009-01-22 09:10:11 +00:00 |
SelectionDAG.cpp
|
Commit missing files.
|
2009-02-02 20:47:48 +00:00 |
SelectionDAGBuild.cpp
|
Fix PR3401: when using large integers, the type
|
2009-01-31 15:50:11 +00:00 |
SelectionDAGBuild.h
|
Move CurDebugLoc into SelectionDAGLowering.
|
2009-01-31 02:22:37 +00:00 |
SelectionDAGISel.cpp
|
Rename getAnalysisToUpdate to getAnalysisIfAvailable.
|
2009-01-28 13:14:17 +00:00 |
SelectionDAGPrinter.cpp
|
Use DebugInfo interface to lower dbg_* intrinsics.
|
2009-01-13 00:35:13 +00:00 |
TargetLowering.cpp
|
Fix PR3401: when using large integers, the type
|
2009-01-31 15:50:11 +00:00 |