mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-05 13:29:22 +00:00
922d314e8f
Adds an instruction itinerary to all x86 instructions, giving each a default latency of 1, using the InstrItinClass IIC_DEFAULT. Sets specific latencies for Atom for the instructions in files X86InstrCMovSetCC.td, X86InstrArithmetic.td, X86InstrControl.td, and X86InstrShiftRotate.td. The Atom latencies for the remainder of the x86 instructions will be set in subsequent patches. Adds a test to verify that the scheduler is working. Also changes the scheduling preference to "Hybrid" for i386 Atom, while leaving x86_64 as ILP. Patch by Preston Gurd! git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@149558 91177308-0d34-0410-b5e6-96231b3b80d8
48 lines
1.2 KiB
LLVM
48 lines
1.2 KiB
LLVM
;; X's live range extends beyond the shift, so the register allocator
|
|
;; cannot coalesce it with Y. Because of this, a copy needs to be
|
|
;; emitted before the shift to save the register value before it is
|
|
;; clobbered. However, this copy is not needed if the register
|
|
;; allocator turns the shift into an LEA. This also occurs for ADD.
|
|
|
|
; Check that the shift gets turned into an LEA.
|
|
; RUN: llc < %s -mcpu=generic -mtriple=x86_64-apple-darwin | FileCheck %s
|
|
|
|
@G = external global i32
|
|
|
|
define i32 @test1(i32 %X) nounwind {
|
|
; CHECK: test1:
|
|
; CHECK-NOT: mov
|
|
; CHECK: leal 1(%rdi)
|
|
%Z = add i32 %X, 1
|
|
store volatile i32 %Z, i32* @G
|
|
ret i32 %X
|
|
}
|
|
|
|
; rdar://8977508
|
|
; The second add should not be transformed to leal nor should it be
|
|
; commutted (which would require inserting a copy).
|
|
define i32 @test2(i32 inreg %a, i32 inreg %b, i32 %c, i32 %d) nounwind {
|
|
entry:
|
|
; CHECK: test2:
|
|
; CHECK: leal
|
|
; CHECK-NOT: leal
|
|
; CHECK-NOT: mov
|
|
; CHECK-NEXT: addl
|
|
; CHECK-NEXT: ret
|
|
%add = add i32 %b, %a
|
|
%add3 = add i32 %add, %c
|
|
%add5 = add i32 %add3, %d
|
|
ret i32 %add5
|
|
}
|
|
|
|
; rdar://9002648
|
|
define i64 @test3(i64 %x) nounwind readnone ssp {
|
|
entry:
|
|
; CHECK: test3:
|
|
; CHECK: leaq (%rdi,%rdi), %rax
|
|
; CHECK-NOT: addq
|
|
; CHECK-NEXT: ret
|
|
%0 = shl i64 %x, 1
|
|
ret i64 %0
|
|
}
|